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ABSTRACT

Author: Azim, Zubair, A. Ph.D.
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Degree Received: May 2018
Title: Spin-Torque Sensors for Energy Efficient and High Speed Global Interconnects
Major Professor: Kaushik Roy
Reduction of power dissipation in global interconnect lines while maintaining fast
performance is an ongoing challenge in scaled CMOS technology. In order to address this issue,
we propose low-voltage, low-current interconnect architectures using spin-torque (ST) sensors
that can optimize the overall delay and energy consumption. Conventional techniques for
reducing power dissipation on long interconnects involve low voltage swing on the interconnect
lines. However, such techniques require power consuming voltage converters or trans-impedance
amplifiers at the receivers. We propose ST sensor based signal conversion at the receiver that
offers an efficient signal conversion process. The proposed ST sensor devices consist of a
nanomagnetic strip with tunable magnetization. The magnetization of the nanomagnet can be
modified by using input data dependent low-current or low-voltage signals. The nanomagnet is
used as the free layer of a magnetic tunnel junction (MTJ). The resistance of the MTJ changes
with the magnetization of the nanomagnet and this resistance change can be easily sensed using a
reference MTJ. Such a receiver configuration acts as a built-in latch and hence, expensive
voltage converters or trans-impedance amplifiers can be avoided. We explore several spintronic
device structures that can be used as the driving mechanism for achieving data dependent tunable
magnetization. We first use a domain wall magnet adjacent to a spin-Hall metal (SHM) layer.
The magnetization can be controlled by passing a low current through the SHM layer that can
displace the domain wall. Next, we replace the domain wall magnet with a skyrmion nanotrack.
Again, the SHM layer current can move the skyrmion and thereby control the magnetization of
the nanotrack. We finally use magnetoelectric effect induced magnetization reversal to use a
voltage signal instead of a current signal to modify the magnetization. We evaluate the different
pros and cons of using these different spintronic device structures to design an ST sensor based
global interconnect. The performance metrics are thoroughly investigated and are compared with
existing CMOS techniques. Our simulation results indicate the possibility of significant

xiv
performance improvement using the proposed ST sensor based global interconnect. Finally, we
extend our concept to optical interconnect design. Optical interconnect can greatly increase the
interconnect density and bandwidth since light signals can travel long distances with minimal
attenuation. However, the conversion from optical-to-electrical signal at the receiving end is the
performance bottleneck. We propose the use of both light helicity dependent and independent
magnetization reversal to design efficient optical receivers. The proposed optical receivers do not
require photodiodes or power hungry trans-impedance amplifiers that limit the performance of
existing optical receivers. Our simulation results show tremendous energy efficiency by using
light induced magnetization reversal based optical receivers for optical interconnects.

1

1. INTRODUCTION

As the CMOS technology has advanced towards ultra-scaled dimensions, the lengths of onchip global interconnect wires have not scaled accordingly. This is because, silicon chip sizes
have either increased gradually or have kept at a constant dimension [1]. As a result, while the
device dimensions have shrunk with time, the cross-chip wires have either become even longer
or have not scaled altogether. As a result, the performance and power consumption in
conventional interconnects have degraded due to the increasing delay and RC losses in long lines
[2]. Therefore, it remains a key challenge in scaled CMOS technology nodes to design long
interconnect wires in such a way that both the delay and energy consumption can be minimized.
The conventional technique to improve the delay in long interconnect lines is to insert repeaters
at regular intervals [1]. Although this technique considerably reduces the signal latency, it
greatly increases the power dissipation [3]. There have been numerous alternate proposals that
attempt to resolve this issue and reduce the power dissipation in long interconnect lines. The
primary objective in these techniques is to reduce the signal swing in the line to reduce energy
consumption [3]. The signal swing is reduced at the transmitting side of the interconnect line and
restored to full swing at the receiving end of the line. Depending on how the signal is restored to
full swing at the receiving end, the low-swing techniques can be classified to fall under two
major categories [3]. The first possibility is to restore the signal swing at the receiving end by
using low-to-high voltage signal conversion. Although this technique can reduce the dynamic
energy loss in the line capacitances, it increases the latency along the line. This is because, the
repeaters and the receiver in this method need to perform logic operations at lower voltage levels,
which results in an increased delay [3]. Moreover, the requirement to perform logic operation at
lower voltage level limits the signal swing along the line and subsequently the improvement in
energy dissipation. The other technique is to use analog or differential amplifiers as receivers
that use trans-impedance amplification (TIA) for signal conversion [4, 5]. Although such a
technique is much faster, the static DC power dissipation from the analog amplifiers limits the
improvement in overall energy consumption. The first objective of this dissertation is to
overcome the limitations of the existing low swing techniques by introducing a fast and energyefficient signal conversion process through the use of Spin-Torque (ST) sensors. The ST sensor
devices can act as efficient converters (low voltage-to-high voltage or current-to-voltage) leading
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to efficient low voltage, low current operations with high operating speed and low energy
consumption, as we will demonstrate in this dissertation.
Another approach of overcoming the long interconnect scaling limitation is to use an alternate
signaling scheme altogether which is not limited by the RC loss physics [6]. Optical interconnect
is the most promising among such alternates [7]. In optical interconnects, the input electrical
signal to an interconnect line is converted to an optical signal at the transmitting side. This
optical signal is then transmitted through an optical medium instead of transmitting an electrical
signal through Cu-wires. At the receiving side, the transmitted optical signal is converted back to
electrical signal [8]. Since optical signals can travel very long distances with minimal attenuation,
the use of optical interconnect has the potential to facilitate very long distance interconnections
[7]. The challenge, however, is to come up with efficient signal conversion process between
optical and electrical signals [7]. In particular, the conversion from optical to electrical signal at
the receiving end is highly challenging. This process requires the use of photodetectors and
analog amplifiers, which negatively influence the power dissipation [8]. This motivated us to
explore the possibility of using spintronic devices for converting an optical signal to electrical
signal. We exploit the recently demonstrated phenomena of switching of spintronic structures by
using only optical pulses and propose an optical-to-electrical signal conversion process that does
not require the use of photodiodes or analog amplifiers. As a result, our proposed architecture for
optical interconnection can be highly energy efficient as we will demonstrate.
In this chapter, we first discuss the adverse scaling impact on long wires using a simplified
analysis. Next, we introduce the existing global interconnect methods and discuss their
limitations that motivate us to use spintronic devices. We conclude the chapter with an overview
of the major contributions of this dissertation and provide an outline for the following chapters.

1.1

Adverse Scaling Impact on Global Interconnect Wires

To highlight the impact of technology scaling on long cross-chip wires, we first examine the
ideal scaling effect on wires. We consider a simple Cu-wire with rectangular cross-section in
Figure 1.1 as the test case. The length of the wire is , and the cross-sectional dimensions are
and

, respectively.
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Figure 1.1: A rectangular cross sectional Cu-wire with dimensions ,

and

, respectively.

According to the ideal scaling model, the cross sectional dimensions of the wire scale with the
same scaling factor

between process nodes, where

is the ratio of the critical dimension

between two consecutive process technologies [1]. Hence, from one process to the next, the cross
sectional dimensions become

and

, respectively (

) [1]. As for the length of the

wire, the local interconnect wires also scale in a similar manner as the cross sectional dimensions
i.e.

. However, the global or cross-chip wires tend to scale in a different manner. This is

because, the chip dimension generally increase from one process to the next, as a result, the
length of global interconnect may increase as well [1, 2]. We denote the scaled global wire
length as

, where,

is the chip dimension scaling factor (

i.e. chip dimension

increases from one process to the next) [2]. Now, the key performance metrics for the wire
performance are propagation delay and energy consumption along the wire. The delay along the
wire is proportional to the product of the wire resistance ( ) and wire capacitance ( )
(propagation delay,

). The dissipated energy along the wire is the dynamic energy

required to charge and discharge the wire capacitances and hence it is proportional to the wire
capacitance and the voltage ( ) along the wire (energy dissipation,

) [1]. The impact

of wire scaling on its performance is summarized in Table 1.1 for both local and global wires. As
shown in the table, the delay for local wires remains very much constant with the ideal scaling
theory. However, the delay on longer wires is proportional to
and

. With typical values of

[3], the propagation delay along global wires increases by a factor of

from one process to the next. The variation of interconnect and gate delay with technology
scaling is shown in Figure 1.2, which is reproduced from [2]. As shown in Figure 1.2, the gate
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delay (the delay of an inverter with a fan-out of 4) tends to decrease with process technology
scaling. This is because, transistor performance improves with process scaling and hence the gate
delay decreases accordingly. The delay for local interconnect also reduces. This is achieved by
scaling the local wire length more aggressively than the cross sectional dimensions. However,
the delay for global interconnects increases rapidly with scaling, which is as expected from the
analysis in Table 1.1. The introduction of repeaters can reduce the delay, which we will discuss
next. However, the repeater insertion comes with a significant amount of energy penalty in
addition to area penalty [3].

Table 1.1: Impact of technology scaling on local and global wires
Parameter

Local Wire

Global Wire

Scaling Factor
Wire Dimensions (

)

Wire Resistance,
Wire Capacitance,
Wire Delay,
Energy Dissipation,

Figure 1.2: Interconnect and CMOS gate delay variation with process technology scaling as
reproduced from [2].
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1.2

Existing Global Interconnect Techniques and Their Limitations

Let us consider a global wire of length , connecting an input driver to an output receiver as
shown in Figure 1.3. In the conventional method, there is only one supply voltage (

) and the

whole interconnect line is driven at this voltage level. The driver and receiver can either be
CMOS inverters or buffers. We assume a finite input resistance
. The output capacitance to be driven is assumed to be

and a finite input capacitance

.

Figure 1.3: Global interconnect of length L connected between a driver and receiver.

Figure 1.4: Reduction of propagation delay along a global interconnect line by inserting repeaters
at regular intervals.

We assume the wire resistance and capacitance per unit length to be

and

, respectively.

The overall wire resistance and capacitance are calculated by multiplying the unit values with the
wire length . Using an Elmore-delay model, the propagation delay (from
of the output) from the input signal (

) to the output signal (

of the input to

) can be expressed as

[1]:
(1.1)
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As the wire length L starts to increase, the rightmost term begins to dominate and the delay
grows proportional to wire length squared

. As a result, the propagation delay

becomes very high for long cross-chip wires. The conventional technique to reduce this delay is
to break up the wire at regular intervals using repeaters as shown in Figure 1.4 [1]. The repeaters
are similar to the drivers and the receivers and can either be CMOS inverters or buffers. We
assume the number of stages between the driver and receiver is
in between). Assuming the repeaters add an additional delay of

in Figure 1.4 (

repeaters

each, we can express the

propagation delay for a long wire as follows (ignoring the linear terms) [1]:

(1.2)

( )

Note that, the delay for long wires is now proportional to ( ) . The insertion of optimum
number of repeaters (

) will minimize the propagation delay.

can be

evaluated by differentiating Eqn. (1.2) with respect to M and equating the result to 0. The
obtained expression for

is as follows [1]:

√

(1.3)

With optimum number of inserted repeaters, the propagation delay can be reduced significantly.
This is shown in Figure 1.2 where the delay for global wires with repeaters is significantly lower
compared to global wires without repeaters. However, this improvement in delay comes at the
cost of excess energy dissipation since the repeaters consume extra energy to operate. As shown
in [3] for a

wire (on intermediate layers) in

delay without any repeaters is

and the energy consumption per transition is

With the introduction of optimum number of buffers (
delay reduces to

CMOS technology, the propagation
.

) along the same line, the

while the energy consumption per transition increases to

. Since the

reduction of delay is an essential criterion for long wires, the repeaters are nonetheless inserted
with this extra energy cost. Hence, it becomes necessary to come up with alternate ways to
reduce the energy dissipation.
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Figure 1.5: Reduction of signal swing along the interconnect line to reduce dynamic energy
dissipation. The signal swing is reduced at the transmitter and restored back to full swing at the
receiver.

The dynamic energy dissipation for charging the wire and load capacitances can be expressed as:
(1.4)

Since the dynamic energy is dissipated in charging the capacitances, it is possible to reduce the
energy consumption by reducing the signal swing along the line. This is shown in Figure 1.5
where the signal swing is reduced from

to

at the transmitter side and restored back to

at the receiving side. The line capacitances in this method are no longer charged to
instead these are charged to the lower voltage,

. The energy consumption using this reduced

swing method can be expressed as [3]:
(1.5)
With sufficient reduction of signal swing along the line, the energy consumption can be greatly
reduced. However, the challenge now becomes converting to and from
efficient manner. The conversion from

to

to

in an

at the transmitter side is straightforward and

only requires an additional voltage supply [3]. The bottleneck, however, is the signal
reconstruction at the receiving end of the line [3]. A variety of techniques has been proposed to
achieve this conversion. These techniques can broadly be categorized into two major types:
(i)

Voltage level conversion

(ii)

Trans-impedance amplifier based signal conversion

We briefly discuss the operating principle and design challenges for these techniques below:
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1.2.1 Voltage level conversion

Figure 1.6: Convectional level conversion (CLC) based low swing interconnect design.

The conventional level conversion (CLC) based interconnect design is shown in Figure 1.6.
At the transmitter side, a full swing input signal is converted to a low swing signal using an
additional power supply,

. This conversion is quite straightforward and fast. The low

swinging signal is then transmitted through the long Cu-interconnect line. At the receiving end,
the low-swing signal is converted back to full-swing output signal. This conversion requires an
inverter which operates at the lower voltage level (
pull-down transistors (

and

in Figure 1.6). In Figure 1.6, one of

) at the receiver is biased at

and the other one is biased at

. The pull-down transistors set the strengths of the pull-up transistors (

and

) in

accordance to the input data and the pull-up transistors produce the full-swing output signal. The
bottleneck for this conversion is the inverter which operates at the lower voltage level
(

), and as a result its operation is relatively slower. Moreover, if repeaters are used along

the line, those also need to operate at the lower voltage level,

. Hence, this technique

reduces operating speed in order to improve the energy efficiency. Moreover, the requirement to
perform logic operation at lower voltage level limits the reduction of signal swing along the line
and subsequently the improvement in energy dissipation (Eqn. (1.5)). Numerous improvements
of this technique have been proposed in the literature that attempt to overcome the design
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limitations [9]. However, the major bottleneck is still the requirement to perform logic operation
at lower voltage level, which reduces the operating speed.

1.2.2 Trans-impedance amplifier based signal conversion

Figure 1.7: Trans-impedance amplifier (TIA) based low swing interconnect design.

To avoid the necessity to perform any logic operation at lower voltages, it is also possible to
use a trans-impedance amplifier (TIA) based signal conversion method [4]. The basic design
using a TIA at the receiving end of an interconnect line is shown in Figure 1.7. Similar to the
previous technique, at the transmitter side, a full swing input signal is converted to a low swing
signal using an additional power supply
logic operation at the lower voltage level

. Now, at the receiving side, rather than performing
, a TIA is used to restore the full-swing output

signal [4]. As shown in Figure 1.7, input dependent current flows through the load resistance
(implemented usually using diode-connected transistors). This current controls the biasing of the
amplifier and the eventual output signal. Since any direct logic operation is not performed at
lower voltage levels, this technique can be very fast in converting a low swing input signal to a
full-swing output signal [4]. The limitation, however, is the static power dissipation (DC power)
at the analog amplifier. Because of this added static power, the resulting improvement in overall
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energy consumption is rather limited. As in the previous case, numerous variations for this
technique have been proposed in the literature that attempt to overcome the limitations of the
design [5, 10]. However, the DC power dissipation remains the major bottleneck.

1.3

Contribution and Organization of the Dissertation

As we have discussed in this chapter, designing an efficient low swing global interconnect
architecture is a very challenging task. The key challenge is to find an efficient way of
reconstructing the signal at the receiving end. Hence, it will be highly beneficial to have new
kinds of sensing devices and circuits, which can efficiently achieve this task. To that extent, we
will introduce spin-torque (ST) sensor devices that can function as more efficient signal
converters. The major contributions of this dissertation are summarized below:


We introduce different ST sensor devices that can operate as efficient signal converters
due to their inherent device operating mechanism. We use different types of spintronic
structures (domain-wall magnet, in-plane magnet, skyrmion, and magnetoelectric effect
based device) to draw performance comparisons for the ST sensors.



We introduce a global interconnect architecture where we use the proposed ST sensor
device structures at the receiving end. We also show how we can incorporate efficient
repeaters to our architecture by using either ST sensor devices or differential signaling
techniques to minimize the latency.



In order to evaluate our design, we simulate and compare the performance of our design
with existing CMOS designs. We also show how we can meet different design
challenges and reduce both the energy consumption and propagation delay along the
line for different applications.



We also show how we can incorporate ST sensors for optical interconnects. We use ST
sensors to facilitate an efficient optical-to-electrical signal conversion for optical
interconnects, which has proven to be a key design challenge. We use laser induced
magnetization reversal (both helicity dependent and independent) for our design and
show how it can facilitate efficient optical-to-electrical signal conversion.
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The dissertation is organized as follows. Chapter 2 presents the details of the device operation
for ST sensors. We show the use of different types of magnetic elements (in-plane and domainwall) to design different ST sensor devices. We also discuss the simulation framework and
benchmarking with experimental data. In chapter 3, we introduce the global interconnect
architecture using ST sensors as receivers. We show how the incorporation of ST sensors can
lead to an energy efficient receiver design. Moreover, we introduce how we can enhance the
performance of the proposed design by introducing advanced techniques such as multiplexing of
data bits and incorporation of voltage controlled magnetic anisotropy. In chapter 4, we
incorporate repeaters to our design for reducing the delay along the line. We show how the ST
sensors can be used as efficient repeaters. Next, we introduce differential signaling using our
design and use differential amplifiers as faster repeaters to enhance the operating speed. We
thoroughly compare the energy and delay number with existing designs in this chapter. Next in
chapter 5, we show how magnetic skyrmions can be used to design more stable ST sensors. We
also show how we can use skyrmion based ST sensors to design global interconnects. In chapter
6, we show how magnetoelectric effect can be used to facilitate a voltage-mode global
interconnection using spintronic devices. We use capacitively driven wire in addition to
magnetoelectric effect based receiver, which shows the possibility of an efficient low swing
global interconnect without using any additional lower voltage supplies. We also analyze the
performance of an instruction memory address bus, which is based on either the domain-wall ST
sensor based or magnetoelectric effect based receiver design. In chapter 7, we discuss how
spintronic devices can be integrated with a completely different interconnect technique ─ optical
interconnects. We show that the use of laser heat induced magnetization reversal can lead to a
simpler and more efficient optical receiver. In chapter 8, we show how we can enhance the
energy efficiency of our proposed optical receiver by incorporating laser helicity induced
magnetization reversal. Finally, chapter 9 concludes the dissertation and provides directions for
future research.
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2. SPIN-TORQUE SENSOR DEVICES USING DOMAIN-WALL AND INPLANE MAGNETS

2.1

Domain-Wall Magnet Based ST Sensor Device

We first introduce the spin-torque (ST) sensor device which consists of a multi-domain
magnet adjacent to a spin-Hall metal (SHM) layer [11]. The device configuration is shown in
Figure 2.1. The device can sense a voltage difference between terminals V1 and V2 through the
change of magnetization of the multi-domain magnetic strip.

Figure 2.1: Domain-Wall magnet based Spin-Torque sensor for sensing voltage difference
between terminals V1 and V2.

The magnetic strip shown in Figure 2.1 is an ultrathin CoFe layer (

thick) with

perpendicular magnetic anisotropy (PMA). This magnetic layer consists of up and down
magnetic domains separated by a domain-wall (DW). The CoFe free layer also has two pinned
layers at its edges as shown in Figure 2.1, which allows the DW to stabilize near the edges of the
CoFe strip. The position of the DW can be altered by spin-orbit torque (SOT) generated from a
charge current flow through the SHM (Pt) underlayer [12]. The underlying physical mechanism
for DW movement through a PMA magnet due to a charge current flow through an SHM
underlayer is shown in Figure 2.2. When a charge current flows through the Pt underlayer, it
leads to an injection of transverse spin current to the CoFe layer due to spin-Hall effect (SHE) as
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shown in Figure 2.2 [11]. This spin current can deterministically displace a Néel type DW
(where magnetization rotates perpendicular to DW axis) without the aid of an external magnetic
field [12]. However, if the DW is Bloch type (where magnetization rotates parallel to DW axis) it
would require an external magnetic field to displace the DW [12]. For our device configuration
with CoFe magnet and Pt underlayer, the DWs gets stabilized in Néel type with left-handed
chirality as shown in Figure 2.3 (Down-Right-Up in Figure 2.3(a) or Up-Left-Down in Figure
2.3(b)) [13]. This phenomena has been demonstrated experimentally in [13] and it occurs due to
the presence of a strong Dzyaloshinskii-Moriya interaction (DMI) between Pt and CoFe (with a
strong DMI constant of

). When a charge current flows through the SHM

layer, it induces an effective magnetic field ( ⃗
[11]. ⃗

can be expressed as [12]:

⃗

where,

) on the DW due to the spin-orbit torque action

| |

̂

̂

(2.1)

is the spin-hall angle for the structure, ̂ is the orientation of the Néel wall, ̂ is the

direction of injected spins,

is the thickness of the SHM layer and

is the magnitude of the

current flowing through the SHM layer.

Figure 2.2: Underlying physical phenomena of SOT induced DW displacement in an ultrathin
PMA magnetic layer (CoFe) due to charge current flow through an SHM underlayer (Pt).
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Figure 2.3: Left-handed chirality of domain walls for the Pt/CoFe structure.

The direction of this effective field depends on the internal magnetization direction of the Néel
DW (Right or Left) and on the magnetization directions of the domains on left and right sides of
the DW. This effective field then determines the direction of DW motion [14]. The out-of-plane
direction here is
̂

̂ (Figure 2.1), so the injected spins are oriented in + ̂ direction ( ̂

̂ . For the Down-Right-Up DW shown in Figure 2.3(a), ̂

find that ⃗

̂

̂ and from Eqn. (2.1) we

is in - ̂ direction which favors the down domain. As a result, DW moves to the

right, i.e. along the direction of the current flow. Similarly, for the Up-Left-Down DW shown in
Figure 2.3(b), ̂

̂ and from Eqn. (2.1) we find that ⃗

is in + ̂ direction which favors the

up domain. Hence, DW again moves to the right, i.e. along the direction of current flow. Hence,
the movement of DW is along the current flow direction regardless of the Up-Down or Down-Up
orientation for this structure [12]. The DW can, therefore, be moved in either direction by
altering the direction of charge current flow through the SHM layer by using the terminals
in Figure 2.1. When
direction (

is sufficiently higher than

and

, charge current flows in the right

), which moves the DW towards the right side and vice-versa. The CoFe strip is

also used as the free layer of a magnetic tunnel junction (MTJ) as shown in Figure 2.1. The
resistance of this MTJ is altered along with the position of the DW. With the polarity of the MTJ
pinned layer shown in Figure 2.1, when the DW is in the rightmost position, the MTJ is close to
the Parallel (P) state and when the DW is in the leftmost position, the MTJ is close to the AntiParallel (AP) state [15, 16]. The change of MTJ resistance between the P and the AP state
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according to the DW position is used to sense the voltage difference between terminals V1 and
V2 in Figure 2.1.

2.2

Device Modeling and Benchmarking with Experimental Results

In order to characterize the device to circuit operation, we use the mixed mode simulation
framework (electron transport, magnetization dynamics from the device to the circuit level)
proposed in [17]. The CoFe layer is used as the free layer of an MTJ (shown later in Sec. II(C)),
the resistance of which is obtained from the non-equilibrium Green‟s function (NEGF) based
simulations [17]. Subsequently, the resistance of the MTJ is used in a MTJ-SPICE model with 45
nm CMOS technology to evaluate the interconnect circuit operations [18]. The charge current ( )
flowing through the SHM is obtained from the SPICE simulations and the corresponding spin
current ( ) is calculated as [19]:

(2.2)

where,

and

are the cross-sectional areas of the MTJ and the SHM respectively, and

is the polarization of the spin current. The spin current from eqn. (2.2) is used with generalized
Landau-Lifshitz-Gilbert (LLG equation) to analyze the magnetization dynamics as shown below
[20, 21]:

⃗⃗

⃗⃗

⃗

( ⃗⃗

⃗⃗

)

⁄

where, ⃗⃗ is the normalized magnetization of the free layer,
Gilbert damping constant, ⃗

( ⃗⃗

⃗⃗

⃗⃗ )

(2.3)

is the gyromagnetic ratio, α is the

is the effective magnetic field,

magnetization and the volume of the free layer respectively, and

and

are the saturation

is the Bohr magneton. We

perform these magnetization dynamics simulations using the Mumax3 platform [22]. We first
benchmark our simulations by matching the DW velocity against changing SHM layer current
density with the micromagnetic simulations from [14] (shown in Figure 2.4). The parameters
used in the simulations are listed in Table 2.1. DW velocity increases with increasing current
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density through the SHM layer. The temporal behavior of the DW movement is shown in Figure
2.5. The DW gets tilted while moving through the CoFe layer in the direction of current flow due
to the presence of a strong DMI here [13]. As has been shown experimentally, the DW moves
even without applying an external magnetic field [12]. Since the DW velocity increases with
current density, it takes less time to completely switch a free layer magnet with higher current
density through the SHM layer. This is shown in Figure 2.6, where we can observe that the time
taken to completely switch a free layer reduces with increasing SHM current density. We also
show the different DW displacements in a given time with changing SHM layer current in Figure
2.7. As the input current density increases, the DW displacements increase almost linearly with it.
In our proposed circuits, we utilize this feature to detect input current by using the CoFe layer at
the receiving end of a long interconnect line. Next, we present another form of ST sensor device
where we use an in-plane magnet instead of a DW magnet.

Figure 2.4: Benchmarking the proposed simulation framework with Martinez et al. [14] by
matching domain wall velocity with changing SHM layer current density (No external magnetic
field is applied here).

17
Table 2.1: Design parameters for benchmarking with ref. [14]
Parameter

Value Used

Sat. Magnetization (

)

Anisotropy Const. (Ku)
Exchange Const. (

)

DMI Const. (D)
Spin Hall angle
Gilbert Damping Const.
Free layer dimensions
SHM dimensions
MgO thickness

Figure 2.5: Temporal behavior of domain wall movement while current flows through the SHM
layer. „Blue‟ denotes down-spin and „Red‟ denotes up-spin states, respectively. DW gets tilted
due to the presence of a strong DMI.
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Figure 2.6: Time taken to completely switch a 200 nm long CoFe layer with changing current
density through the SHM layer.

Figure 2.7: Domain wall displacements with changing SHM layer current density.
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2.3

In-Plane Magnet Based ST Sensor

Rather than using a DW magnet for sensing, it is also possible to use an in-plane magnet
(magnet with in-plane magnetic anisotropy or IMA [21]). There are certain design obstacles that
make the implementation of DW magnets challenging, such as ─ intrinsic pinning [23] or
interface defects between DW magnet and SHM layer [12]. Although, replacing the DW magnet
with an IMA magnet does not offer any benefit in terms of speed and energy consumption for the
ST sensor operation, it offers benefits in terms of overcoming the DW magnet design limitations.
The device configuration is shown in Figure 2.8. The free layer is again CoFe but is thicker
compared to a DW magnet (

to favor in-plane easy axis due to shape anisotropy). We

assume that the easy axis of the free layer is along the ̂-direction and charge current flows
through the SHM layer along the ̂-direction. When a charge current flows in the
, electrons flow in – ̂ direction) through the SHM layer, it injects

(

free layer (in Figure 2.8, out-of-plane direction is
̂

̂). If the pinned layer is in

Conversely, charge current in the

̂ direction

̂ oriented spins in the

̂ , so the injected spin direction is, ̂

̂

̂ direction, this will lead to AP → P switching of the MTJ.
̂ direction (

) through the SHM layer will lead to P →

AP switching.

Figure 2.8: In-plane magnet based Spin-Torque sensor for sensing voltage difference between
terminals V1 and V2.
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Hence, the MTJ state can be changed using terminals V1 and V2 and as a result, this device
configuration can also be used to sense the voltage difference from terminals V1 and V2. We
model the behavior of this device structure using a similar framework discussed for the DW
based ST sensor. This is because, the device operating principle is again dictated by the current
direction through the SHM layer. As a result, the behavior can be modeled in a similar manner.

2.4

Summary

To summarize, in this chapter, we have presented the ST sensor devices which can detect a
small voltage difference between two terminals through the change in magnetization of a free
layer magnet. In the next chapter, we will use these devices at the receiving end of a global
interconnect line. The ST sensor provides an energy efficient way for signal conversion which
leads to an energy efficient global interconnect architecture as we will show in the next chapters.
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3. INTERCONNECT CIRCUITS USING ST SENSORS AS RECEIVER

3.1

Global Interconnect Circuit Using DW-ST Sensor at the Receiver

We first present the global interconnect architecture using the DW based ST sensor at the
receiving end as shown in Figure 3.1. A long Cu-interconnect line is terminated through an SHM
layer which offers a low impedance termination with its relatively low resistivity (
[24]). Current flows through the SHM layer at the receiver either in the right or the left
direction according to the data input at the transmitter. This can be ensured by altering the
voltage

in Figure 3.1 between

and

in accordance to the data input. The

voltage

is kept fixed at , which results in altering current direction depending on the voltage

. By altering the polarity of the voltage difference across the SHM layer, the current direction
is also altered. When the current flows in the right direction through the SHM layer, the DW in
the adjacent free layer moves to the right and vice-versa.

Figure 3.1: Global interconnect design using DW magnet based ST-sensor receiver.
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The position of the DW is read using the reference MTJ and passing a small read current
through the series connected MTJs as shown in Figure 3.1. The reference MTJ and the DW-MTJ
operate as a resistance divider circuit [25, 26]. Standard binary level is restored with clocked
CMOS inverters. The read current (

) path is shown using a red arrow in Figure 3.1. As

shown in the figure, the read and write current paths are mostly decoupled for this circuit due to
the SHM based writing, which enhances the reliability of the magnet operation [11, 27].
Although, there is some portion of the read current that flows through the SHM layer, the
magnitude of this current is orders of magnitude lower compared to the write current. As a result,
the read current does not result in any DW movement [28]. To displace the DW, write current
densities in the SHM layer must be maintained at the order of

(Figure 2.4).

With the device dimensions shown in Table 3.1 for the DW-ST sensor based receiver, the
maximum voltage difference required across the SHM layer is
density of

to ensure the SHM current

which ensures DW movement. Sample waveforms for a

long

line is shown in Figure 3.2. The change in the data input results in the change of the polarity of
at the receiver. This leads to the change in magnetization of the free layer (shown as
in Figure 3.2). The final output is obtained after the clocked inverter as

.

Table 3.1: Design parameters for DW and IMA magnet based ST-sensor design
Parameter
SHM dimensions
DW magnet dimensions
IMA magnet dimensions
SHM current density for DW magnet
SHM current density for IMA magnet
SHM layer resistance
MTJ anti-parallel resistance
MTJ parallel resistance
Required

across SHM layer for DW-sensor

Required

across SHM layer for IMA-sensor

Value Used
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Figure 3.2: Simulated waveforms for DW-ST sensor based global interconnect for a
Cu Line.

3.2

long

Global Interconnect Circuit Using IMA-ST Sensor at the Receiver

Global interconnect circuit design using the IMA-ST sensor device is shown in Figure 3.3.
The operation is similar to the DW-ST sensor based design. However, the IMA magnet requires
much higher current to switch compared to a DW magnet (

higher based on our device

dimensions). With the IMA device dimensions shown in Table 3.1 for the receiver, the
maximum voltage required across the SHM layer is increased to
of the IMA magnet. Sample waveforms for a
receiver is shown in Figure 3.4.

to ensure the switching

long line using an IMA ST-sensor at the

24

Figure 3.3: Long interconnect design using IMA magnet based ST sensor receiver.

Figure 3.4: Simulated waveforms for IMA ST-sensor based global interconnects for a
Cu Line.

long
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Compared to the DW based design, the latency is higher for the IMA based design due to the
slower switching mechanism of the in-plane magnet in addition to the higher voltage
requirement. Hence, IMA based switching does not offer benefits from a circuit design point of
view. The benefit is along the lines of easier fabrication and integration. Since, DW-ST based
sensor shows better performance, we use such sensors in the rest of our analysis. However,
similar analysis is also valid for IMA-ST sensor.

3.3

Energy Consumption Calculation

The DW-ST sensor based global interconnect architecture is a low voltage, low current
interconnection with a fast and efficient signal conversion process at the receiver. The signal
level along the Cu-interconnect line using the DW-ST sensor receiver is significantly low. This
is because, the line voltage is only required to maintain a low amount of current flow through the
SHM layer at the receiving end. Hence, the voltage level can be very low (
to supply voltage

lower compared

). In addition, the static power consumption is also minimized by not using

amplifiers for signal conversion. The energy savings is due to such low voltage operation and
static power reduction. The total energy consumption consists of the ohmic loss (static energy
dissipation in the Cu-line and the SHM layer resistances,
line loss in the wire capacitances,
buffer circuitry (

), the capacitive loss (dynamic

) and the energy required for driving the receiver and

). We show a sample energy consumption calculation for a

line in Table 3.2 for an input data rate of

Cu

. The wire used in Table 3.2 is a relatively

wider wire intended for global communication (experimentally implemented in [5]). The DW-ST
sensor based global interconnect only consumes
This is almost

energy at

data rate.

lower compared to a full-swing CMOS design (

lower compared to a low swing CMOS design (

) and
) using conventional

level conversion. We will discuss in details how we calculate the energy consumption in
conventional designs in the next chapter.
Next, we will introduce two different techniques to further improve our proposed DW-ST
sensor based global interconnect design. First, we will show how our design can lead to
multiplexing of input signals for better throughput. Then, we will incorporate voltage controlled
magnetic anisotropy (VCMA) to our design to further reduce the energy consumption.
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Table 3.2: Energy consumption calculation for DW-ST sensor based interconnect
𝑚𝑚 Cu-Line using DW-ST sensor receiver at
𝐸𝑇𝑜𝑡𝑎𝑙

𝐸𝑠𝑡𝑎𝑡𝑖𝑐

(1) 𝐸𝑠𝑡𝑎𝑡𝑖𝑐

𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐

𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑤𝑖𝑟𝑒

𝑟𝑤

𝑚𝑚 𝐿

𝑅𝑆𝐻𝑀
𝑇𝑝

𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟

𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑆𝐻𝑀

𝑚𝑚 𝑅𝑤𝑖𝑟𝑒
𝐼𝑖𝑛

𝑛𝑠 𝑓𝑜𝑟

𝑚𝐴

𝐺𝑏𝑖𝑡𝑠 sec 𝑑𝑎𝑡𝑎 𝑡𝑟𝑎𝑛𝑠𝑚𝑖𝑠𝑠𝑖𝑜𝑛

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑤𝑖𝑟𝑒

𝐼𝑖𝑛

𝑅𝑤𝑖𝑟𝑒

𝑇𝑝

𝑓𝐽

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑆𝐻𝑀

𝐼𝑖𝑛

𝑅𝑆𝐻𝑀

𝑇𝑝

𝑓𝐽

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐

𝑓𝐽

(2) 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐
𝑉

𝐶𝑉

𝐸𝑑𝑟𝑖𝑣𝑒𝑟

𝑚𝑉 𝑐𝑤

⇒ 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐

𝑓𝐹 𝜇𝑚 𝐸𝑑𝑟𝑖𝑣𝑒𝑟

𝑓𝐽

𝑓𝐽

(3) 𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟

𝑓𝐽 𝑆𝑃𝐼𝐶𝐸 𝑎𝑛𝑎𝑙𝑦𝑠𝑖𝑠

Hence, 𝐸𝑇𝑜𝑡𝑎𝑙

𝑓𝐽 for 5 mm wire for 1 bit

⇒ 𝐸𝑛𝑒𝑟𝑔𝑦 𝐶𝑜𝑛𝑠𝑢𝑚𝑝𝑡𝑖𝑜𝑛

3.4

𝐺𝑏𝑖𝑡𝑠 𝑠𝑒𝑐 data rate:

𝟖 𝟒𝟓𝟓𝟗 𝒇𝑱 𝒃𝒊𝒕 𝒎𝒎

Multibit Interconnect Technique Using DW-ST Sensor Based Receiver

We can utilize the gradual movement of DW with increasing SHM input current (Figure 2.7)
to design a multibit interconnect technique. As an example, we will demonstrate the design of a
double-bit interconnect architecture here where two input bits will be multiplexed in order to
increase the transmission throughput. The overall architecture is shown in Figure 3.5. Here, two
input transistors are used in the transmitter. These are properly sized to supply four different
levels of input currents depending on

and

(width of one transistor is set twice that of the

other one). Depending on which of the transistors are on, the supplied levels of currents are , ,
and

, respectively ( is set to maintain the required current density at the SHM layer for DW

movement). For example, if both the transistors are on (
supplied current is higher ( ) than if only one is on (

and
when

), the amount of
, and when

).
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With different SHM input current density, the DW displacement is different at the receiver
(Figure 2.7); hence the magnetization states are different as well. To facilitate the operation, we
need to use a reset mechanism that resets the position of the DW for each clock period. As
shown in Figure 3.5, when the

signal is high, the DW is reset to a known position for the

next cycle by passing a reverse current (

) through the SHM layer. For detection, a sample

circuit is shown in Figure 3.5 where the three inverter trip points (

) are properly

set to get the desired binary outputs. The output bits (

and

using positive D-flip flops. The continuous waveforms for

consecutive clock periods (

period =

) are again read out

) are shown in Figure 3.6. As shown in the figure, the magnetization states of the

free layer are different for different inputs at different clock cycles. For example, both input
transistors are on during the first cycle (

and

), which results in maximum

amount of SHM current supply. As a result, the DW is displaced furthest in this period resulting
in the highest change in magnetization as shown in the waveforms. Similarly, for other patterns,
the change in magnetization is distinct which results in different outputs. The multiplexing of
input bits can greatly increase the transmission throughput with minimal increase in energy
consumption. Performing similar analysis to the single bit transmission case, we find the energy
consumption to be

, which is very much comparable to the single bit

architecture. Hence, the inclusion of multi-bit transmission can be very beneficial. Next, we
show how we can incorporate VCMA to our design to further reduce the energy consumption.

Figure 3.5: Double-Bit interconnect architecture with SHM DW-ST sensor based receiver.
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Figure 3.6: Simulated waveforms for double-bit transmission (node voltages correspond to
Figure 3.5).

3.5

Incorporating VCMA

It has been shown experimentally that an electric field applied at the CoFe/MgO interface can
alter the interfacial anisotropy of the CoFe layer [29]. When the MgO is thick enough (

),

CoFe/MgO acts as a capacitor and this leads to a voltage induced charge accumulation near the
interface between CoFe and MgO layers as shown in Figure 3.7 [30]. If CoFe layer is very thin
, this accumulation of interfacial charge can markedly change the magnetic anisotropy
(voltage controlled magnetic anisotropy or VCMA) of the CoFe layer [31]. The CoFe free layer
used in our device is a thin

perpendicularly polarized layer. In such a thin CoFe layer,

PMA is dominated by the interfacial contribution, as the bulk anisotropy is negligible to the
interface anisotropy [32]. As a result, when an electric field influences a change in the interfacial
anisotropy, this leads to a significant change in the overall anisotropy of the CoFe layer.
Theoretically, this change in anisotropy occurs due to the change of electron density between d
orbital states of the CoFe layer under an applied electric field [33]. Since the energy barrier in a
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magnet is directly proportional to its anisotropy, it is possible to manipulate the energy barrier
using the VCMA effect. Specifically, by using the correct polarity of voltage pulse, the
anisotropy of the CoFe layer can be reduced which can lead to lower current requirement to
induce the DW movement. The circuit for including VCMA in our proposed design is shown in
Figure 3.8. As described earlier, the data dependent DW movement in the CoFe layer occurs
during low

period. Using the

signal, a positive voltage can be applied to the pinned

layer with two additional transistors.

Figure 3.7: Voltage induced interfacial charge accumulation, which leads to voltage controlled
magnetic anisotropy (VCMA) [30].

Figure 3.8: Global interconnect architecture with VCMA incorporated DW-ST sensor based
receiver.
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This voltage is only active when the

signal is low, i.e. during the DW movement period.

The applied voltage at the top layer leads to an electric field on the order of
CoFe/MgO interface (

⁄

at the

). With the applied direction, this electric filed

induces electron accumulation at the CoFe/MgO interface in the bottom layer. Electron
accumulation at the CoFe/MgO interface leads to a decrease of interfacial anisotropy in the CoFe
layer [31]. For an applied field of
layer is ~

, the reduction of interfacial anisotropy for the CoFe

(reported experimentally [29, 32]). This leads to a considerable reduction

of the overall anisotropy of the thin CoFe layer (

) [31]. Due to this reduction of

anisotropy, the DW in the CoFe layer can be moved with lower current density through the SHM
layer [34, 35]. To observe this effect, we simulated the temporal change of CoFe layer
magnetization through DW movement with and without VCMA effect. The applied current
density through the SHM layer was kept lower when the VCMA effect was included. As shown
in Figure 3.9, the temporal responses with and without VCMA effects are comparable even with
half the current density through the SHM layer (

compared to

).

The response to a series of Set/Reset pulses with VCMA effect is compared to one without
VCMA in Figure 3.10. Again, the responses are comparable but with half the SHM current
density for the VCMA case, leading to enhanced energy efficiency. It needs to be mentioned
here that, due to the application of a voltage pulse, there will also be a spin transfer torque (STT)
on the CoFe layer. To suppress the STT effect, the tunneling current density needs to be reduced
which is achievable by increasing the tunnel junction area or by increasing the MgO barrier
thickness. These techniques, however, reduces the advantages from the VCMA effect. For
instance, we found that increasing the MgO thickness to
density below

keeps the tunneling current

. With this tunneling current density, the STT effect is negligible.

However, the applied voltage at the top layer now leads to an electric field of
CoFe/MgO interface

⁄

at the

). With the reduced electric field, the overall

anisotropy of the CoFe layer now reduces by

. Hence, to observe similar temporal

response, the required current density through the SHM layer is now

(instead of

) as shown in Figures 3.9 and 3.10. This SHM current density is still
than without VCMA operation (

less

). As a result, we still find considerable energy

efficiency. With the incorporation of VCMA, the current density is reduced by
leads to even lower voltage operation. As a result, there is enhanced energy efficiency.

This
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Figure 3.9: Comparison of magnetization dynamics with and without VCMA.

Figure 3.10: Free layer normalized magnetization components for repeated switching with
VCMA effect. Comparable behavior is observed to without VCMA operation at lesser SHM
current density by utilizing VCMA effect.
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With the inclusion of VCMA and

reduction in SHM current density, the single-bit DW-ST

sensor based architecture consumes only

(calculation is done in a similar

manner as before). Hence, there is further reduction in energy consumption which makes the
proposed architecture even more promising.

3.6

Summary

To summarize, in this chapter, we have introduced the different interconnect circuit
architectures using ST sensors at the receiver. We have also elaborated on the energy efficiency
of our proposed design. In the next chapter, we analyze the latency and show how the
incorporation of different type of buffers can optimize the overall energy-delay performance.
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4. DELAY MINIMIZATION FOR DW-ST SENSOR BASED
INTERCONNECT THROUGH BUFFER INSERTION

4.1

Why We Need Buffers/Repeaters?

As discussed in the previous chapter, ST sensor based global interconnect is highly energy
efficient as a result of not using power hungry voltage converters or analog amplifiers. However,
the proposed method cannot use conventional repeaters or buffers in the line to minimize the
delay in the long interconnect lines. This is due to the fact that, conventional repeaters are not
compatible with this ultra-low voltage signal transmission. Though the reduction of
interconnection energy is a vital issue, often the long on-chip interconnect lines belong to critical
circuit paths which enforce a stringent latency condition. As a result, it might not be feasible to
reduce the energy consumption at expense of increased latency. Hence, it is essential to properly
buffer the ST sensor interconnect design to make the line delay approximately linearly
proportional to the wire length rather than proportional to the wire length squared for un-buffered
case [1]. We will first use DW-ST sensor based buffers to improve the bandwidth of DW-ST
sensor design. However, to make the performance comparable to full-swing CMOS
interconnects, we will show how to incorporate differential amplifier buffers with DW-ST sensor
receivers. Similar to the previous chapter, same techniques will also apply to an IMA-ST sensor
receiver, but we analyze DW-ST sensor in details because of its enhanced energy efficiency.

Figure 4.1: Buffered interconnect architecture with DW-ST sensor based buffer and receiver.
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4.2

Buffering with DW-ST Sensor

In addition to using DW-ST sensing at the receiver, we can also use DW-ST buffers in the
interconnect lines to improve the delay and bandwidth. The long interconnect line is pipelined in
segments using the DW-ST buffers where the output of one stage drives the next. This circuit
diagram is shown in Figure 4.1. Here, the interconnect line is pipelined into two segments by
introducing a buffer along the line. There will be more pipelined stages for longer lines. This
method can considerably reduce the delay for long lines. We show sample waveforms for a
long Cu-line in Figure 4.2 for the circuit shown in Figure 4.1.

Figure 4.2: Simulated waveforms for DW-ST buffered interconnect for a
with two buffered segments.

long Cu-line
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Here, the

long Cu-line is pipelined into two segments by using one buffer stage in

between the transmitter and the receiver (Buffer 1 in Figure 4.1). The change in the data input
results in a current flow through the SHM layer of buffer 1 and subsequent reversal of the
magnetization of the free layer in buffer 1. As a result, the output voltage of buffer 1 changes as
shown in Figure 4.2 and this drives the next stage. Here, buffer 2 is at the receiving end and the
output voltage of buffer 2 gives the data output as shown in Figure 4.1 and Figure 4.2.

Figure 4.3: Delay comparison of DW-ST-interconnects with CMOS.

Figure 4.4: Full-swing CMOS interconnect design used for performance comparison.
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Figure 4.5: Convectional level conversion (CLC) based low swing interconnect design used for
performance comparison.

Since our primary design focus is long on-chip wires, we use a wide wire for performance
evaluation. The metal wire we use has a unit resistance,

and a unit capacitance,

(wire used in [5] and measured experimentally). The resistance of this wire is
comparatively lower and capacitance is comparatively higher than local interconnects. We use a
distributed π-model for this wire. In order to properly compare the performance, we simulate
both full-swing and low-swing CMOS interconnects using IBM

technology. We show the

delay comparison of ST-sensor based interconnects with conventional CMOS interconnects in
Figure 4.3. The CMOS implementation shown is for

technology with both full-swing

(Figure 4.4) and low-swing (using conventional level conversion (CLC) as shown in Figure 4.5
[9]) designs with buffers. In comparison to full-swing CMOS design, the delay in ST-sensor
based interconnect is higher due to the delay in the receiver for DW movement and subsequent
resistive divider action. On the other hand, CLC based low-swing CMOS is much slower since
conversion from low-to-high voltage is relatively slower and this leads to higher delay for lowswing schemes [3]. The DW-ST sensor based design without any buffering shows almost similar
delay as the low-swing CMOS (Figure 4.3). This delay is reduced by using optimum number of
buffers along the line.
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Figure 4.6: Variation of propagation delay with the insertion of DW-ST buffers.

The total delay along the line ( ) can be approximated by the following equation:

( )

Here,

is the total wire length, M is the number of buffer stages,

(4.1)

is the ST-buffer delay and

are the unit wire resistance and capacitance, respectively. To better illustrate the effect of
buffers in delay reduction, we show the delay optimization using buffers for several Cu-line
lengths in Figure 4.6. The introduction of buffers reduce the delay in Cu-line, however, this also
introduces an additional delay at the buffers. As a result, there exist an optimal number of buffers
for a certain Cu-line length. If more buffers are used, the delay increases due to the additional
buffer delay. As shown in Figure 4.6, the introduction of only a few buffers can substantially
reduce the delay in ST-sensor based design. However, additional buffers lead to increase in delay
as expected from Eqn. (4.1). Moreover, the reduction in delay with the introduction of buffers
also leads to the reduction of ohmic/static energy loss along the wire, which is proportional to the
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wire delay. However, the additional buffer stages themselves add extra energy consumption. As
a result, the overall energy consumption first decreases and then starts to increase with additional
buffer stages as shown in Figure 4.7 for different Cu-line lengths. In Table 4.1, we show the
comparison of delay and energy consumption between buffered ST-sensor interconnects and full
and low swing CMOS interconnects. The comparisons are shown for Cu-line lengths of

and

, respectively. Note that, the energy consumption in the DW-ST sensor is significantly
lower in comparison to both full and low swing CMOS interconnects. This reduction of energy
consumption is a result of using current-mode signaling with very low voltage swing on the line
which suppresses the dynamic/capacitive power (proportional to line voltage squared). Moreover,
the static power is also reduced by not using analog amplifiers for signal conversion. However,
the delay for DW-ST scheme is somewhat higher than full-swing CMOS technique. Next, we
will show how the latency and noise immunity of our design can be further improved by using
differential amplifier buffers along with DW-ST sensor receivers.

Figure 4.7: Variation of energy consumption with the insertion of DW-ST buffers.
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Table 4.1: Performance comparison of DW-ST buffered interconnect with full and low swing
(CLC) CMOS interconnects
CuLine
Length
(

Stages
along the
(with Buffers) line for
minimum
delay
Method

)

Propagation Delay (

Energy

)

Line

Buffer &

Total

Delay

Receiver

Delay

(

)

Delay (

)

(

Consumption
(

)

)

DW-ST
Sensors
5

CMOS (Full)
CMOS (Low)
DW-ST
Sensors

10

CMOS (Full)
CMOS (Low)

4.3

Hybrid-ST Interconnect with DW-ST Receiver and Differential Amplifier Buffers

As mentioned earlier, buffering using DW-ST sensors along the line cannot make the
operating speed of DW-ST sensor based interconnect comparable to conventional full-swing
CMOS interconnects. However, it is possible to overcome the speed limitation by using
differential signaling and differential amplifiers as buffers along the line. Though such technique
results in an increase in energy consumption due to the static losses in differential amplifiers, it
provides a useful tuning mechanism for the energy-delay optimization. The differential
buffer/repeater circuit is shown in Figure 4.8. It is a PMOS differential amplifier with current
mirror load that can sense a differential input and produce a differential output [36]. The
operation of this circuit is fast since it only requires a minimal difference between the inputs to
produce satisfactory output signals. The static leakage in the amplification process can be
minimized by using an „Enable‟ signal (Figure 4.8) that shuts the amplification off when the
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input signal to the interconnect line is inactive. The overall „hybrid-ST interconnect‟ circuit
combining differential buffer and DW-ST sensor is shown in Figure 4.9. The driver is a
differential circuit for this design which drives the interconnect line voltages to

and 0,

respectively, depending on the input signal.

Figure 4.8: Differential amplifier based repeater for hybrid-ST interconnect design.

Figure 4.9: Hybrid ST interconnect architecture combining DW-ST sensor based receiver with
differential amplifier based repeaters/buffers.
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can be very low for our design since no logic operation is performed using this low
voltage.

can also be used for biasing the differential amplifier, which reduces the

requirement of additional bias supply voltages. The differential output signals from the driver are
input to the differential buffer along the line which restores the line voltages to

and 0,

respectively. There can be additional buffer stages along the line depending on the latency
requirements. The output from the buffer drives a DW-ST sensor at the receiver. Since the DWST sensor operation depends only on the voltage difference across the SHM layer, this makes it
possible to use the differential line signal across the SHM layer for detection. Depending on the
voltage polarity along the SHM layer, the output voltage from the DW-ST sensor alters and
produces the output signal. Sample waveforms for a

long Cu-line using the hybrid-ST

design are shown in Figure 4.10 with one differential buffer stage between the driver and the
DW-ST receiver.

used in this design is

(

lower compared to

Figure 4.10: Simulated waveforms for hybrid-ST interconnect for a

of

).

Cu Line.
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The driver stage drives the differential wires to 0/

, depending on the input data which is

input to the buffer stage (shown as „Buffer Inputs‟ in Figure 4.10). The differential repeater
restores the signal level along the line to 0/

(„Buffer Outputs‟ in Figure 4.10) which drives

the DW-ST receiver („Receiver Inputs‟ in Figure 4.10). The ST sensor at the receiver operates in
accordance to the difference between the voltage levels across the SHM layer (magnetization
change shown as

in Figure 4.10) and produces the output voltage accordingly. Note that,

an amplifier could also be used to convert the signal at the receiver. However, compared to an
DW-ST sensor as voltage converter, the amplifier would have much larger power consumption.
Similar to the previous analysis, we use a wide wire for performance evaluation. The latency
and power dissipation is then tested on various wire lengths consisting of different number of
buffers along the line using IBM

technology. We use both conventional techniques (full-

swing CMOS, low-swing CMOS using conventional level conversion (CLC) [9], and analog
amplifiers [10]) and our proposed techniques (DW-ST sensors with and without buffers, and the
hybrid-ST) for performance comparison. The propagation delay and energy consumption for an
input data rate of

are listed in Table 4.2 for Cu-line lengths of

respectively. The latency and energy consumption values (for

and

,

line) are also plotted in

Figure 4.11 and Figure 4.12, respectively, for comparison. The delay along the line is minimum
for full-swing CMOS design. This is expected since the buffers throughout the line operate at
supply voltage level (

), which reduce the delay. However, this results in higher power

dissipation as dynamic power consumption (capacitive loss) along the line is proportional to the
line voltage squared (

). In comparison, the low-swing CLC based design

reduces the energy consumption by reducing the signal swing along the line. As shown in Figure
4.12, the energy consumption for a

line can be almost half for low-swing CLC CMOS

design compared to full-swing CMOS design. However, the latency of low-swing CMOS design
diverges quickly from the full-swing CMOS design as can be seen from Figure 4.11. The major
reason for this increase in delay is the conversion from low-to-high voltage at the buffers and at
the receiver. The buffers in the low swing CMOS designs degrade the speed (due to low voltage
operation of buffers). The buffer operation voltage also sets a voltage limit below which signal
propagation will not be feasible in low-swing design.
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Table 4.2: Latency and energy consumption comparison with existing technologies
CuLine
Length
(
)

Method
(with Buffers)

Full Swing CMOS

5

10

15

Stages
along the
line for
minimum
delay
3

Propagation
delay along
the line

Energy
Consumption for
data rate

0.2673

156.8

Low Swing CMOS
(CLC)

2

0.6833

78.7

DW-ST sensor (with
buffer)

1

0.4987

8.7

Diff. Amplifier (with
enable)

2

0.3252

59.6

Hybrid design (Amp.
with ST)

2

0.3408

34.9

Full Swing CMOS

5

0.5264

155.4

Low Swing CMOS
(CLC)

4

1.5270

74.3

DW-ST sensor (with
buffer)

2

0.9975

8.6

Diff. Amplifier (with
enable)

2

0.5671

58.5

Hybrid design (Amp.
with ST)

2

0.5857

33.6

Full Swing CMOS

7

0.7893

154.4

Low Swing CMOS
(CLC)

6

2.6630

73.4

DW-ST sensor (with
buffer)

3

1.4961

8.5

Diff. Amplifier (with
enable)

3

0.8548

58.1

Hybrid design (Amp.
with ST)

3

0.8984

33.2
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Figure 4.11: Comparison of propagation delay using different interconnect designs with varying
Cu-line length.

Figure 4.12: Comparison of energy consumption for a
using different interconnect designs.

line at

data rate
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Differential amplifier based design can overcome this limitation and further reduce the signal
level along the line. This is because, the differential buffers do not perform any direct logic
operation at lower voltage levels. Rather, signal is restored by exploiting the difference in current
drive between the PMOS/NMOS devices at input and this operation is much faster than lowswing CMOS buffers. As seen from Table 4.2, the amplifier based design shows much better
results in terms of latency compared to low-swing CLC CMOS design. The energy consumption
is also reduced to some extent but not in a significant way. This is due to the fact that, although
the signal level along the line can be much lower with differential amplifiers, the amplifiers add
static power dissipation (DC or ohmic loss) which limits the energy improvements. To further
reduce the power dissipation, amplifiers can be combined with DW-ST sensors for a hybrid-ST
design. The DW-ST sensor based design (without differential amplifiers) is the most beneficial
in terms of energy consumption as can be observed from Figure 4.12 and Table 4.2. However,
ST-buffered interconnect is also much slower compared to full-swing CMOS design due to the
higher delay in the DW-ST buffers as explained in the previous section. The combination of
DW-ST buffer and differential amplifier in our proposed hybrid ST design provides a unique
way to tune the latency and energy consumption. As can be observed form Figure 4.11 and Table
4.2, the latency of the hybrid ST design is comparable to full-swing CMOS design. Moreover,
the number of buffer stages along the line required for similar delay is much lower in the hybrid
ST design compared to the CMOS design due to the low impedance termination for the hybrid
ST design (Table 4.2). This can largely mitigate some of the area penalty incurred by using a
differential signaling technique that doubles the number of wires. Though the DW-ST receiver
stage increases the delay of the hybrid ST design compared to a full differential amplifier based
design, the impact is not significant as can be seen from Table 4.2. In comparison, the STreceiver stage in our hybrid ST design significantly reduces the energy consumption of the
overall scheme compared to fully differential amplifier based design by removing one extra
amplifier stage (Figure 4.12). Since the latency requirement may be very stringent on long
interconnects, the proposed hybrid ST design can come very close to meeting the delay
requirements like full-swing CMOS design. Although the energy dissipation increases compared
to buffered DW-ST design, it is still

lower compared to full swing CMOS and

compared to low swing CLC CMOS and fully differential amplifier based design.

lower
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In Addition, we have also analyzed the impact of signal swing on both the line energy and
receiver energy components for both low-swing CLC CMOS and hybrid ST design. Figure 4.13
shows the energy consumption variation with signal swing for the low-swing CLC CMOS design
for a

long line. As the signal swing along the line increases, the line energy i.e. the

capacitive energy loss along the line increases with it. This is because, capacitive energy loss
along the line is proportional to the line voltage squared (

). However, with the

increase of signal swing, it becomes more energy efficient to restore the signal to full-swing at
the receiver maintaining same level of sensitivity. As a result, the receiver energy component
decreases with increasing signal swing as shown in Figure 4.13. Hence, there is an optimum
signal swing for which the overall energy consumption is minimal. For the low swing CLC
design, we find the optimum signal swing to be

for a

wire (Figure 4.13). The

individual energy components also show similar behavior for the hybrid ST design as shown in
Figure 4.14. However, with the use of differential signaling, the optimum point is observed at a
much lower signal swing. As shown in Figure 4.14, the optimum signal swing for minimum
energy consumption using the hybrid ST design is

for the same

long wire. This

result reinforces the fact that, hybrid ST design can significantly reduce the overall energy
consumption with the optimum signal swing for this design being much lower.

Figure 4.13: Variation of energy consumption components in a
swing along the line for low-swing CLC CMOS design.

long wire with signal
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Figure 4.14: Variation of energy consumption components in a
swing along the line for hybrid ST design.

long wire with signal

In addition, the hybrid ST design shows key improvements in terms of noise immunity; which
further justifies the energy cost incurred compared to DW-ST buffered design. We discuss the
noise/variations issues next.

4.4

Analysis of Noise Immunity

We first simulate and compare the eye diagrams (superimposed voltage waveforms in the
presence of perturbation) at the receiving end using different signaling techniques (full-swing,
low-swing and differential). The receiving end eye diagram for full-swing CMOS design for a
line is shown in Figure 4.15. Since, the voltage level is

throughout the line; the signal

is very robust to variations and this eye diagram is optimal (eye width is
rate of

for a data pulse

). The objective of low-swing techniques would be to mimic this eye diagram as

closely as possible. The eye diagram for any single-ended low swing signaling technique will
deviate considerably from the optimal case. This is because, low voltage level along the line is
perturbed more easily by variations. As shown in Figure 4.16, the receiving end eye diagram for
DW-ST buffered design deviates significantly compared to the optimal case (slew is much lower
and eye width is

for a data pulse rate of

). In comparison, low-swing differential
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signaling is more robust to variations. This is because, most of the perturbation appears as
common-mode signal to the differential amplifiers which reduces the effect of variation [36]. As
shown in Figure 4.17, the receiving end eye diagram for proposed hybrid differential
interconnect is very close to the optimal case (eye width is

Figure 4.15: Receiving end eye diagram for a

Figure 4.16: Receiving end eye diagram for a

for a data pulse rate of

line using full-swing CMOS design.

line using DW-ST sensor design.

).
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Figure 4.17: Receiving end eye diagram for a

line using hybrid-ST design.

Figure 4.18: Setup for analyzing cross-talk effects from neighboring lines.

The robustness of differential signaling is also observed in a cross-talk analysis. The setup for
the cross-talk analysis from neighboring lines is shown in Figure 4.18. Aggressor lines are
assumed to be coupled to a test line through coupling capacitances of varying strength. We
assume signal is switching at the aggressor lines around the test line and measure the
perturbation at the output of the test line. We quantify the effect of cross-talk from aggressor
lines by calculating the signal to noise ratio (SNR) at the test line. If

is the amplitude of the

perturbation signal and

can be defined by the

following eqn. (4.2) as [9]:

is the amplitude of the signal swing,
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(4.2)

For our proposed hybrid ST design with differential signaling, we find:

(Hybrid-ST)

This is much higher than the SNR values for single-ended low swing techniques (
buffer)

(Low swing CLC)

.

(DW-ST

). In addition, the differential signaling in our

proposed hybrid ST design results in enhanced immunity against device mismatch. We analyzed
the impact of device mismatch by using SPICE Monte Carlo simulation. The delay variation for
the DW-ST buffered design for a

Mote Carlo simulation is shown in Figure 4.19.

The standard deviation for delay variation is found as

. In comparison, the delay

variation for hybrid ST design is more centered as shown in Figure 4.20. The standard deviation
is also lower (

). Hence, the differential hybrid ST interconnect design is more robust to

noise and variations compared to the single ended DW-ST buffered and low swing CLC based
interconnect design. This further justifies the energy cost incurred by using the proposed hybrid
ST design compared to the DW-ST buffered design.

Figure 4.19: Delay distribution for a
Monte Carlo simulation.

line using DW-ST buffered interconnect for a
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Figure 4.20: Delay distribution for a
Monte Carlo simulation.

4.5

line using hybrid-ST interconnect for a

Summary

To summarize, combination of differential amplifier buffers and DW-ST sensor receiver can
reduce the latency and energy consumption in long global interconnects. The design enables fast
operation by using faster differential buffers and dissipates lower power by using energy
efficient DW-ST sensor based receivers. The simulation results also show significant increase in
noise-immunity for the differential signal based design. In the next chapter, we show the global
interconnect design by using a different type of magnetic element (skyrmions) to design STsensors. Although the use of skyrmion based ST-sensor reduces the operating speed, it can
increase the stability of the device. This is because, skyrmions are reported to be more stable
than domain-walls. We explain this design in the next chapter.
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5. MAGNETIC SKYRMION BASED SENSORS AS RECEIVER FOR
GLOBAL INTERCONNECTS

5.1

Motivation

Magnetic skyrmions are chiral spin textures with stable helical magnetic order due to the
presence of strong Dzyaloshinskii-Moriya interaction (DMI) [37, 38, 39]. It has been shown
experimentally in refs. [40, 41, 42] that very low current pulses can generate and move stable
skyrmions in a magnetic nanotrack. Due to their higher stability and lower current requirement
for movement [43, 44, 45], skyrmions have great potential in energy efficient spintronic device
applications [46, 47, 48]. Here, we present the application for magnetic skyrmion as low-power
ST sensor for designing energy-efficient global interconnects. Since skyrmions are reported to be
more stable than domain walls due to their topological protected property [49] and are driven by
lower current densities [46], we find some performance improvements in comparison to DW-ST
sensor based design. In this chapter, we will present the global interconnect circuits using
skyrmion based sensors and make comparisons with DW-ST sensor based interconnects. While
there are improvements on the lines of stability and energy dissipation in comparison to DW-ST
sensor based design, there are also performance degradations in terms of latency and bandwidth
as we will discuss.

Figure 5.1: Device structure for nucleating and reading a skyrmion along a magnetic nanotrack
adjacent to a spin-Hall metal.
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5.2

Device Operation and Simulation Framework

The device structure we use is shown in Figure 5.1. Here, the skyrmion is nucleated in a
magnetic nanotrack placed above an SHM layer. The skyrmion can be nucleated by injecting a
spin polarized current through an MTJ placed above the nanotrack (left MTJ in Figure 5.1) [40,
41]. The skyrmion can be moved either by an in-plane current through the nanotrack or by
utilizing a vertical injection of a spin current generated from a charge current flowing through
the SHM layer. It has been experimentally shown that skyrmion driven by an SHM layer current
can obtain higher velocities with lower current densities [13]. Consequently, we use a charge
current through the SHM layer to move the skyrmion along the direction of the current flow. The
movement of skyrmion can alter the resistance of another MTJ placed on the right side of the
track [50]. This resistance change can be translated to binary voltage levels by using simple
digital CMOS components, similar to the DW-ST sensor operation.
The dynamics of skyrmion driven by a vertical spin current can be well explained by Theile‟s
equation as [51]:
(5.1)
where

is the Gilbert damping constant,

coupling,

is the drift velocity of skyrmion,

is the dissipative force tensor, and

is gyromagnetic

is the spin current induced by charge current

flow through SHM. The first term of Eqn. (5.1) relates to the Magnus force [23], which splits the
skyrmion drift velocity (

) into transverse components (

and

) as:

(5.2)

We show the motion of skyrmion along the nanotrack in Figure 5.2 for an SHM current density
of

flowing in the rightward direction. The material parameters used in our

simulation has been taken from [49, 52] and are shown in Table 5.1. We used the Mumax3
platform to analyze the current induced skyrmion movement [22]. As can be seen from Figure
5.2, the motion of skyrmion bends away from the driving current direction due to the Magnus
force induced splitting of skyrmion motion in transverse directions (components in Eqn. (5.2))
[23].
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Figure 5.2: Skyrmion movement along the SHM layer current direction for SHM current density
of
.

Table 5.1: Material parameters used for simulations [49, 52]
Parameter

Value Used

Sat. Magnetization (

)

Anisotropy Const. (

)

Exchange Const. (

)

DMI Constant
Gilbert Damping Constant
Nanotrack dimensions
SHM dimensions
MTJ diameter
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Figure 5.3: Skyrmion annihilation from the nanotrack by a larger SHM current density of
.

Since the detecting MTJ is located at the center along the width of the nanotrack, we want the
skyrmion near the center for correct detection. This is achieved by turning the driving current off
after

and let the skyrmion move back to center position through edge repulsion interaction.

In our simulations,

relaxation time is required for the skyrmion to move back to the

center along the width of the nanotrack. Furthermore, owing to the repulsive force from the edge,
skyrmions are not annihilated from the edge unless a larger current density is applied along the
SHM layer [53]. In Figure 5.3, we show the skyrmion annihilation when the SHM current
density is

(almost twice the current density previously). At this SHM current

density, the skyrmion is annihilated from the nanotrack within

as shown in Figure 5.3. For

the circuit operations, we will keep the SHM current density much below the level required for
annihilation. Hence, we only need to nucleate the skyrmion once for initializing the operation.
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5.3

Global Interconnect Circuit Operation with Skyrmion Sensor Based Receiver

We now present the global interconnect architecture using a skyrmion based ST sensor at the
receiving end. The proposed approach works on the data dependent movement of a skyrmion in a
nanotrack adjacent to an SHM layer (the device shown in Figure 5.1). To initialize the operation,
a skyrmion is nucleated in the nanotrack by using a spin polarized current from an MTJ placed
above the nanotrack (left side of the nanotrack as shown in Figure 5.4(a)). A data dependent
input current is then passed through the SHM layer which moves the skyrmion towards the right
side of the nanotrack according to the data input. Hence, the presence or absence of the skyrmion
at the right side of the track denotes transmission of logic ONE or ZERO, respectively. Another
MTJ, located on the right side of the track (shown in Figure 5.4(b)), is used to detect the
skyrmion. Depending on the presence of the skyrmion, the MTJ resistance changes sharply
which facilitates a simple current-to-voltage conversion process. The overall circuit diagram is
shown in Figure 5.5. As mentioned above, the MTJ on the left is for nucleation and the one in the
right is for reading. The EQ transistor is used to allow the relaxation of the skyrmion as
discussed previously. The operational steps are shown in Figure 5.6 (nucleating MTJ is not
shown here, it is only required for initialization). At the start of a clock cycle, the skyrmion is on
the left side of the track (Figure 5.6(a)). The skyrmion moves to the right side in accordance to
the input data, which alters the resistance of the receiving MTJ (Figure 5.6(b)). The MTJ state is
sensed once in each clock period after the movement of the skyrmion is completed. The MTJ
resistance change can be converted to full binary voltage swing by using a reference MTJ and a
clocked CMOS inverter in the receiving side (similar to the DW-ST sensor).

Figure 5.4: Skyrmion nucleation and detection operation using separate MTJs.
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Figure 5.5: Interconnect architecture with skyrmion based current sensor at the receiving end of
an interconnect line.

The last step of the operation is to reset the skyrmion to its initial position to enable operation for
the next cycle. This is done by using a reverse current through the SHM layer as shown in Figure
5.6(c). It should be mentioned here that, the resistance change of the MTJ is lower here
compared to a full parallel-to-antiparallel resistance switching of an MTJ. However, we use an
MTJ with

TMR ratio which gives a considerable change in the resistance, sufficient for

detector operation. In addition, the SHM current density for skyrmion is kept at
, which is almost half the current density that can cause the skyrmion to be pushed
out from the track (

). As a result, the push-out of skyrmion is very unlikely

during normal operation. Simulated waveforms for a random input sequence are shown in Figure
5.7. As discussed above, the input data dependent current through the SHM layer (

) controls

the movement of the skyrmion and alters the resistance of the output MTJ. The resistance change
is reflected in the output voltage from the MTJ (
accordance with low and high input voltages (
produces the output voltage (
next.

shown in Figure 5.6(b)).

changes in

). The subsequent clocked CMOS inverter

). We discuss the pros and cons of the proposed architecture

58

Figure 5.6: Interconnect operation steps, (a) Initialization, (b) Moving the skyrmion and reading,
(c) Resetting the skyrmion for next cycle.

Figure 5.7: Simulated waveforms with skyrmion-sensor based receiver.
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5.4

Results and Comparison with DW-ST Sensor Based Design

In order to evaluate the performance of the proposed architecture, we calculate the overall
energy consumption for a global Cu-line of

length. The operating conditions are listed in

Table 5.2. Since the proposed design is primarily intended for long on-chip or off-chip global
lines, we again use wider wires for the signal transmission (same wire that we used in the
previous chapter). The required current density through the SHM layer for skyrmion movement
is

, which results in a current flow of

through the SHM layer with the

dimensions shown in Table 5.2. We show the energy consumption calculation for a

Cu

line in Table 5.3. The dynamic component is negligible, which is as expected for such lowvoltage operation. The interconnect circuit consumes only

for a

Cu-

line. Note that, we have not included the skyrmion nucleation energy here. The interconnect
energy is expressed in units of

which scales with both the length of interconnect and

the number of bits transmitted. Since the nucleation energy consumption (

) only occurs

once for initialization, its impact is minimal for continuous operation. In comparison to DWs,
skyrmions are much more thermally stable and robust to variations due to defects [23, 49].
Moreover, the required current density for skyrmion movement is much lower compared to DW
for successful operation [46]. As a result, the required current flow through the SHM layer is
much lower for a skyrmion ST-sensor based receiver. This lower current results in
improvement in energy consumption for a skyrmion based method compared to a DW based
method working under similar conditions (consumes

for the same

Cu

line with operating conditions in Table II with SHM current density for DW movement of
). The limitation however is that, a DW based receiver can operate at a faster speed as
DW movement is reported to be faster than skyrmion [12, 40]. Moreover, the relaxation
requirement for the skyrmion after movement is also a limitation compared to the DW movement.
It needs to be mentioned here that, skyrmionic sensors have been previously proposed in [52, 54].
Authors in [54] have demonstrated magnetic skyrmion based logic gates while authors in ref. [52]
have shown gateable skyrmion transport using voltage controlled magnetic anisotropy. Our
proposed skyrmion based ST-sensor goes beyond these previous proposals due to the fact that,
we show the possible integration of skyrmions with CMOS technology for global interconnects.
In addition, we control the skyrmion motion by altering the voltage polarity across a metal layer,
which is convenient for digital circuit implementations.
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Table 5.2: Device operating conditions for skyrmion based ST-sensors
Parameter

Value Used

SHM material

Pt

Nanotrack material

Co

Cu-Wire resistance

[15]

Cu-Wire capacitance

[15]

SHM current density
SHM dimensions
Nanotrack dimensions
Maximum current through SHM layer
Clock Period

Table 5.3: Energy consumption analysis for skyrmion ST-sensor based interconnect
10 mm Cu-Line with Skyrmion ST-sensor based receiver
𝐸𝑇𝑜𝑡𝑎𝑙

𝐸𝑠𝑡𝑎𝑡𝑖𝑐

(1) 𝐸𝑠𝑡𝑎𝑡𝑖𝑐
𝑟𝑤

𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐

𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑤𝑖𝑟𝑒
𝑚𝑚 𝐿

𝑅𝑆𝐻𝑀

𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑆𝐻𝑀
𝑚𝑚 𝑅𝑤𝑖𝑟𝑒

𝐼𝑖𝑛

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑤𝑖𝑟𝑒

𝐼𝑖𝑛

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 𝑆𝐻𝑀

𝐸𝑆𝐻𝑀 𝑠𝑒𝑡

𝜇𝐴 𝑇𝑝

𝑛𝑠

𝑇𝑝

𝑓𝐽

𝑅𝑤𝑖𝑟𝑒

𝐸𝑆𝐻𝑀 𝑟𝑒𝑠𝑒𝑡

𝐼𝑖𝑛

⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐

𝑅𝑆𝐻𝑀

𝑇𝑝

𝑇𝑝

𝑓𝐽

𝑓𝐽

(2) 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐
𝑉

𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟

𝐶𝑉

𝐸𝑑𝑟𝑖𝑣𝑒𝑟

𝑚𝑉 𝑐𝑤

⇒ 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐
(3) 𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟
Hence, 𝐸𝑇𝑜𝑡𝑎𝑙

𝑓𝐹 𝜇𝑚 𝐸𝑑𝑟𝑖𝑣𝑒𝑟

𝑓𝐽

𝑓𝐽
𝑓𝐽 𝑆𝑃𝐼𝐶𝐸 𝑎𝑛𝑎𝑙𝑦𝑠𝑖𝑠
𝑓𝐽 for 10 mm wire for 1 bit
⇒ 𝐸𝑛𝑒𝑟𝑔𝑦 𝐶𝑜𝑛𝑠𝑢𝑚𝑝𝑡𝑖𝑜𝑛

𝟑 𝟔𝟑 𝒇𝑱 𝒃𝒊𝒕 𝒎𝒎
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5.5

Summary

To summarize, due to the inherent stability of skyrmions and lower current requirement for
skyrmion movement, the proposed skyrmion based interconnect is robust and energy efficient.
Compared to the DW-ST sensor based design, the skyrmion sensor based design is more energy
efficient in addition to having better stability. However, the DW-ST sensor based interconnect
can operate much faster speed due the faster movement speed of DWs in comparison to
skyrmions. In addition, the ability to incorporate faster buffering techniques with DW-ST sensor
is more attractive than the skyrmion based design. In the next chapter, we investigate yet another
magnetic device for global interconnects. We use magnetoelectric (ME) effect to switch a
magnet at the receiving end. The use of ME effect allows us to use capacitively driven global
wires and avoid the use of any additional lower voltage supplies. We present the details in the
next chapter.
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6. CAPACITIVELY DRIVEN GLOBAL INTERCONNECT WITH
MAGNETOELECTRIC SWITCHING BASED RECEIVER

6.1

Motivation

The major motivation for exploring magnetoelectric (ME) effect induced magnetization
switching for global interconnect receiver is to enable a voltage-mode signaling process in spite
of using spintronic devices. The ST sensor devices described in the previous chapters require a
current flow through an SHM layer to modify the magnetization of a magnetic free layer. The
necessity to ensure a current flow through the low-impedance SHM layer results in a currentmode signaling process. Although it enables very low voltage operation, the current-mode
signaling process leads to static/resistive energy dissipation in the wire. Voltage-induced ME
effect has recently been shown to reverse the magnetization of a nanomagnet by applying low
voltages to an adjacent multi-ferroic oxide [55, 56]. Since ME effect based magnetization
reversal provides a capacitive write port, the use of ME effect allows the direct use of a low
voltage signal to modify the magnetization [57]. As a result, ME effect based magnetization
switching enables a voltage-mode signaling process which can suppress the static energy
dissipation. The voltage-mode signaling can also make it possible to connect a capacitively
driven wire with an ME effect induced receiver. Capacitively driven global wire has recently
been proposed to be a promising technique to reduce the signal swing and subsequently the
dynamic energy dissipation in a global interconnect [58, 59, 60]. A series coupling capacitor
driving a long wire increases the signal bandwidth and reduces the signal swing along the line
without the necessity of an additional lower power supply, which is desirable for digital IC
design [58]. The series capacitance acts as a high-frequency short which increases the wire
bandwidth and decreases the propagation delay without the necessity of any repeaters. The series
capacitance also creates a capacitive divider network, which reduces the wire signal swing and
leads to lower capacitive power loss along the line. However, the largely reduced signal swing
makes the signal restoration challenging at the receiving end. Almost all the existing CMOS
capacitive low-swing designs require the use of differential signaling and amplification for
successful signal restoration at the receiver [58, 59, 60]. The use of differential signaling doubles
the wire area while the use of differential amplifiers leads to static energy dissipation [3].
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The use of voltage-mode signaling with ME effect allows us to use capacitively driven global
wire with an ME effect based receiver. In contrast to the DW or skyrmion sensor based design,
the ME effect based design not only suppresses the static dissipation, it also avoids the use of any
additional voltage supplies. A switchable nanomagnet is again used as the free-layer of an MTJ,
the resistance of which is tunable thorough the ME effect induced magnetization reversal.
Consequently, the ME effect induced switching can provide an efficient mechanism to utilize a
low voltage at the interconnect receiving end to tune an MTJ resistance. The MTJ resistance
change can be easily converted to full swing binary voltages with the use of simple digital
elements (similar to the DW-ST sensor). We will first discuss the details of ME switching based
MTJ device (ME-MTJ [61, 62]) including the modeling and simulation framework.

Figure 6.1: Schematic of ME-MTJ device. Free Layer (FL) can be reversed by applying a large
enough voltage across terminals 1 and 2. State of the FL can be read by using terminals 2 and 3.

6.2

ME-MTJ Device

Magnetoelectric (ME) effect is the modification of magnetization through the application of
an electric field [63, 64]. A nanomagnet in contact with either a single phase or composite multi-
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ferroic material (such as BiFeO3, BaTiO3 etc.) is the core element in an ME device [65, 66]. The
particular ME device under consideration is shown in Figure 6.1. It consists of a nanomagnetic
free layer (FL) in contact with a multi-ferroic material (ME Oxide) as shown in Figure 6.1. A
metal contact to the ME oxide, the ME oxide itself and the FL can be effectively considered as a
capacitor. An electric field can be applied across the ME capacitor by using terminals 1 and 2 in
Figure 6.1. When an electric field is applied across this ME capacitor, it exerts an effective
magnetic field on the nanomagnet. If the resultant magnetic field is strong enough, it can modify
the magnetization of the nanomagnet [65]. In Figure 6.1, we assume that the easy axis of the FL
is in-plane (along the x-axis) due to shape anisotropy. When a positive voltage is applied across
terminals 1 and 2, it generates an exchange bias field in the

direction. When the generated

ME exchange bias field is strong enough to overcome the shape anisotropy, the FL switches in
the

direction. Similarly, application of a negative voltage across terminals 1 and 2 switches

the FL in the – direction. For reading the magnetization state of the nanomagnet, the FL is also
used as the free layer of a magnetic tunnel junction (MTJ). As shown in Figure 6.1, the MTJ
consists of a magnetic pinned layer (PL), a tunneling oxide (MgO) and the magnetic free layer
(FL). With the orientation of the PL shown in Figure 6.1, the MTJ is in the high resistance (antiparallel or AP) state when the FL magnetization is along

direction, and the MTJ is in low

resistance state (parallel or P) when the FL magnetization is in the

direction. Therefore, the

application of a strong enough positive (negative) voltage across the ME capacitor using
terminals 1 and 2 can switch the MTJ to P (AP) state. The MTJ resistance can subsequently be
sensed by using terminals 2 and 3 in Figure 6.1. Thus, the use of ME effect not only provides an
efficient mechanism for magnetization reversal, it also enables the decoupling of the read and
write paths to enhance the reliability of the above ME-MTJ device operation.
The exact physical mechanism of ME effect is currently an area of intense research [55, 67].
As such, we do not follow any particular experiment or material combination. Rather, we use an
ME-coefficient (

) to abstract the efficiency of the ME effect [57, 68]. Such an abstraction is

justified since our goal is not to investigate the physical origin of ME effect. We rather intend to
investigate the possibility of designing an energy efficient global interconnect circuit through the
use of ME-MTJ device. We next discuss the modeling of the ME-MTJ device.
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6.3

Modeling of ME Effect Induced Magnetization Reversal

Under mono-domain approximation, the magnetization dynamics of the nanomagnet can be
modeled by using the Landau-Lifshitz-Gilbert equation [69], which can be expressed as:
̂

| |̂

⃗

̂

̂

(6.1)

where, ̂ is the unit vector along the magnetization direction,
efficient and

is the gyromagnetic ratio. ⃗

is the Gilbert damping co-

is the effective magnetic field which can be

expressed as:
⃗
where, ⃗

⃗

⃗

⃗

is the demagnetizing field, ⃗

⃗
is the interfacial anisotropy field, ⃗

is the stochastic field due to thermal noise, and ⃗
demagnetization field ( ⃗

and

is the field due to ME effect. The

) can be expressed as [70]:

⃗

where,

(6.2)

(

̂

̂

̂)

are directional magnetization components, and

(6.3)
and

are

demagnetization factors which are calculated using analytical equations from [71]. The
interfacial anisotropy field ( ⃗

) can be expressed as:

⃗

where,
field ( ⃗

( ̂

̂

is the interfacial anisotropy constant and

̂)

(6.4)

is the free layer thickness. The thermal

) can be expressed through the following stochastic formalism as [72]:

⃗

√
| |

(6.5)
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where,

is a vector having components that are zero mean Gaussian random variables with

standard deviation of .

is the volume of the FL and

effective field is abstracted by using the parameter
⃗

where,

(

(

)̂

is the ME effect coefficient,

is the simulation time-step. The ME

as [73]:
̂

̂)

(6.6)

is the applied voltage across the ME capacitor, and

is the ME oxide thickness. Equation (6.1) is solved numerically using Heun‟s method [74].
The solution gives the required voltage for magnetization switching along with the switching
time. The device parameters used in our simulation are listed in Table 6.1 [62]. Using the
mentioned values, we get the switching probability as a function of the voltage applied across the
ME capacitor as shown in Figure 6.2. The ME effect induced magnetic field should be greater
than the dominant anisotropy field to induce switching, which in the present case is the
interfacial anisotropy field in Eqn. (6.4). With our assumed ME effect coefficient of
required voltage across the ME capacitor to induce this field is approximately
When the applied voltage is greater than

, the
. Hence,

for the device under consideration, it switches

deterministically as shown in Figure 6.2. Moreover, the complete magnetization reversal occurs
within

. This is shown in Figure 6.3, where the FL magnetization switches from

direction with an applied voltage of

across the ME capacitor.

Table 6.1: Device parameters used for our simulations [62]
Parameters

Value used

Magnet length and width
Magnet thickness
ME oxide thickness
MgO thickness
Saturation magnetization
Gilbert damping constant
Interface anisotropy
ME coefficient

0.03

to
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Figure 6.2: Change of nanomagnet switching probability with changing voltage difference across
the ME capacitor.

Figure 6.3: Evolution of in-plane magnetization component with time of the nanomagnet for an
applied voltage of
across the ME capacitor.
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In order to model the resistance of the MTJ, we again use the non-equilibrium Green‟s function
(NEGF) formalism and abstract the MTJ resistance into a behavioral model. The detail
description of this method can be found in [17]. The ME effect induced magnetization switching
is incorporated with the behavioral MTJ resistance model to evaluate the MTJ resistance change.
The resistance of the MTJ is then subsequently integrated with IBM

CMOS technology

to evaluate the interconnect circuit operations. We next present the details of the global
interconnect circuit with an ME effect based receiver.

Figure 6.4: Schematic of the capacitively driven global interconnect circuit with an ME-MTJ
receiver.

6.4

Capacitively Driven Global Interconnect Circuit with an ME-MTJ Receiver

The schematic of the proposed capacitively driven global interconnect with an ME-MTJ
receiver is shown in Figure 6.4. A series capacitance ( ) is inserted at the input side for driving
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the long Cu-line.

can either be implemented as a MOS-capacitor [59] or a pitchfork wire

capacitor [58]. The voltage at the receiving end of the Cu-line in Figure 6.4 (

) can be

approximated by using the capacitive divider rule as:

(6.7)

where,

is the overall wire capacitance and

is the capacitance at the receiving end, which is

much smaller compared to the wire capacitance of a global wire. As mentioned previously, the
use of capacitive pre-emphasis limits the voltage swing along the wire through the above
capacitive divider network and avoids the necessity of an additional lower supply voltage [58].
The voltage at the receiving end (

) is applied to the ME oxide contact in an ME-MTJ device

as shown in Figure 6.4. To ensure a receiving end voltage sufficiently larger than the ME
switching threshold, we use
. When

, which gives

with the input amplitude of

is greater than the ME switching threshold (

dimensions), it switches the FL magnetization in the

for the used device

direction (and the MTJ resistance to

)

at the receiving end. The change of the MTJ resistance is sensed by using the reference MTJ as
shown in Figure 6.4, which creates a resistance divider network. A read current is passed through
the two MTJ resistances (connected in series) by using the terminal

. The read current sets

the voltage at node „M‟ in Figure 6.4 in accordance to the resistance of the ME-MTJ. This
resistive divider MTJ network drives a clocked CMOS inverter as shown in Figure 6.4 to
produce the appropriate digital output signal. After reading the MTJ state, the free layer is reset
to – direction by applying

to the FL terminal (negative voltage across the ME capacitor)

for enabling operation for the next clock cycle. Continuous operation of the above network for a
long Cu line is shown in Figure 6.5, which shows the applied voltage to the ME oxide
(

) goes above the ME switching threshold for a digital high input. The resultant change in

magnetization of the free layer (
voltage (

) is also shown in Figure 6.5. Subsequently, the output

) follows the input voltage (

) through the change in the ME-MTJ resistance by a

digital high input as shown in Figure 6.5. In addition, we performed a Monte-Carlo simulation
which ensures that

always remains above the switching threshold (

) for a digital high
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input even with

variation in all the device characteristics. Next, we evaluate the energy-

delay performance of this design.

Figure 6.5: Simulated waveforms for a

6.5

long Cu line using the capacitive ME interconnect.

Results and Comparison

Since the proposed design is primarily intended for global lines, we again use wider Cu-wires
with lower resistance and somewhat higher capacitance for performance evaluation (unit
resistance,

and unit capacitance,

[5]). We simulate both full

swing CMOS interconnect with repeaters and low swing capacitive CMOS interconnect with
differential amplifier based receiver [58] for comparison with the proposed technique. In
addition, we also compare the results with our DW-ST sensor based design.
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Table 6.2: Performance comparison with CMOS and DW-ST interconnects
Cu-Line

Method

Length
(

Propagation Delay (
Line
Delay
( )

)

Buffer &
Receiver
Delay ( )

Energy

)
Total
Delay
( )

Consumption
(

)

Full-swing CMOS
Low-swing
5

capacitive CMOS
DW-ST sensor
Capacitive ME
Full-swing CMOS
Low-swing

10

capacitive CMOS
DW-ST sensor
Capacitive ME

The energy consumption and propagation delay in

and

long Cu-lines are listed in

Table 6.2 for all the methods. The capacitive ME energy consumption shown in Table 6.2
includes the energy required for the read and reset operations in addition to the capacitive energy
loss along the line. As shown in the table, ME receiver based capacitive low swing network
offers significant improvement in energy dissipation compared to CMOS techniques (
lower than full-swing CMOS and

lower than capacitive low-swing CMOS). The energy

consumption in ME based design is improved because of two major factors. First, the low swing
in the line (

) reduces the dynamic/capacitive line loss. Second, the ability to perform

signal restoration without the necessity of differential signaling or amplification reduces the
static/resistive dissipation. Although, low swing capacitive CMOS can reduce the signal swing in
the line, the use of differential amplification for successful detection adds static energy
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dissipation. Full-swing CMOS design consumes the highest amount of energy because of the
higher capacitive loss in the line (higher voltage swing in the line) along with additional energy
loss due to the insertion of multiple repeaters. Propagation delay for the low swing capacitive
CMOS design is very close to the repeated full-swing CMOS design as shown in Table 6.2. This
is due to the use of capacitive pre-emphasis, which extends the signal bandwidth and enables
signal propagation at similar speed without the need for repeaters [58, 59]. The delay in the wire
itself is similar for capacitive ME and low swing capacitive CMOS designs. However, the
overall propagation delay is higher for the capacitive ME design primarily because of the
additional time required for ME effect induced magnetization switching process. In comparison
to the DW-ST sensor based design, the ME effect based design is somewhat slower as shown in
Table 6.2. This is again due to the higher switching time for ME effect induced magnetization
reversal in comparison to the DW movement velocity. In addition, the energy consumption is
also much lower for a DW-ST sensor based design (

). Although, the use of ME effect

reduces the static energy dissipation compared to the DW-ST sensor based design, it increases
the dynamic energy dissipation. This occurs due to the ME switching voltage requirement
(

) being much higher compared to the voltage required to ensure DW displacement

(

). Although for a single line, the performance of ME effect based design is inferior to

the DW-ST sensor based design, we can get good improvement from the ME-MTJ based design
when we consider its application to an address bus. For a voltage-mode signaling process such as
the ME-MTJ based design, the use of Gray encoding can greatly reduce the dynamic energy
dissipation in an address bus. However, for a current-mode technique such as the DW-ST sensor
based design, the use of Gray encoding has minimal impact. We explore this issue in detail in the
following section.

6.6

Comparison of an Address Bus Performance between ME-MTJ and DW-ST Sensor
Based Designs

A bus is a collection of closely spaced wires that transport digital information from one place
to another [75]. Depending on the application, a bus may either be a data bus or an address bus
[75]. Here, we consider the instruction memory address bus in particular. The schematic of the
system architecture under consideration is shown in Figure 6.6, which is based on the Harvard
architecture [76]. In this architecture, the processor system has a separate data and a separate
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instruction memory [76]. The central processing unit (CPU) fetches instructions from the
instruction memory through an instruction memory address bus. A program counter in the CPU
keeps track of the current instruction to be fetched [76]. The instruction is fetched from the
instruction memory using the instruction memory address bus as shown in Figure 6.6.
Instructions are stored in the instruction memory using binary addresses.

Figure 6.6: Schematic of a processor system which has a separate instruction memory to store
instructions to be executed by the CPU.

More often than not, the fetched instruction memory addresses are consecutive binary addresses
[77]. For example, if we consider the execution of a ‘for’ loop with 100 iterations, the instruction
memory addresses will mostly be consecutive. Since, there can be a lot of bit flips between
consecutive binary numbers, the access to consecutive bits can lead to considerable switching
activity on the long address bus lines [78]. Moreover, these long lines are closely spaced and
hence strongly coupled. The higher switching activity thus leads to considerable amount of
coupling loss through the coupling capacitances between these long lines [78]. In addition, these
long address bus lines are often accessed very frequently. As a result of these factors, the
instruction memory address bus is typically one of the most power hungry components in an
embedded system [77]. Gray encoding is a popular technique to reduce this dynamic energy
dissipation [79, 80]. The use of Gray encoding ensures that only a single bit switches between
consecutive addresses. Since the access to instruction memory is often continuous in nature, the
use of Gray encoding can largely reduce the switching activity in the instruction memory address
bus [77]. The schematic of the Gray encoded processor architecture is shown in Figure 6.7.
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Figure 6.7: Schematic of a Gray encoded instruction memory address bus system.

With the Gray encoded architecture, a binary address is first converted to a Gray code with a
binary-to-Gray encoder. For an „n‟ bit bus, the formula for the encoder is as follows [77, 78]:

{

(6.8)

The Gray code is then sent through the bus, which ensures that only a single bit is flipped in the
bus between

consecutive memory address accesses. The use of Gray encoding not only reduces

the dynamic energy loss in the address bus, it also minimizes the coupling loss between the
closely packed lines. The received Gray code is then converted back to binary number by using a
Gray-to-binary decoder. For an „n‟ bit bus, the formula for the decoder is as follows [77, 78]:

{

(6.9)

Our goal is to analyze the performance of an instruction memory bus where the individual
lines are either DW-ST sensor based or capacitive ME-MTJ based. The block diagram of the
overall instruction memory address bus is shown in Figure 6.8. We simulate

and

bit

buses, respectively. Each line in the bus is a

long Cu wire. The individual lines in the bus

are coupled through the coupling capacitances (

) as shown in Figure 6.8. We use strongly

coupled lines to emphasize the impact of coupling loss. The encoder and decoder are designed
using standard CMOS XOR gates according to Eqns. (6.8) and (6.9). A test case is considered
where

consecutive addresses are being transmitted through the bus. We measure the energy
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consumption per address transmitted through this bus (fJ/mm/address) using both Gray encoded
architecture and conventional architecture. Since the DW-ST sensor is a current-mode design
and the capacitive ME is a voltage-mode design, our study will highlight the impact of Gray
encoding on both current-mode and voltage-mode address buses. The results are listed in Table
6.3 and plotted in Figure 6.9 for visualization.

Figure 6.8: Block diagram of the instruction memory address bus design.

Table 6.3: Comparison of energy consumption with and without Gray encoding for an instruction
memory address bus based on DW-ST and Capacitive ME based receivers
4 bit bus energy
dissipation
(fJ/mm/address)
Method

Capacitive
ME
DW-ST

Without
Gray
Encoding

With
Gray
Encoding

8 bit bus energy
dissipation
(fJ/mm/address)
Without
Gray
Encoding

With
Gray
Encoding

16 bit bus energy
dissipation
(fJ/mm/address)
Without
Gray
Encoding

With
Gray
Encoding
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Figure 6.9: Comparison of energy consumption with and without Gray encoding for an
instruction memory address bus based on DW-ST and Capacitive ME based receivers.

As shown in Figure 6.9 and Table 6.3, the use of Gray encoding reduces the energy
consumption in a capacitive ME bus by almost

. Since the capacitive ME is a voltage-mode

technique, most of the dissipated energy in the bus is dynamic/capacitive loss. The use of Gray
encoding significantly reduces the number of bit flips and hence the switching activity on the bus.
As a result, the dynamic energy loss and the coupling loss reduce as well. The

reduction in

energy consumption is due to such reduction in switching activity and coupling loss. Although
the encoder and decoder logic operations add extra energy, the reduction of capacitive and
coupling loss in the line can more than compensate for that. However, in the case of a DW-ST
sensor bus, the impact of Gray encoding is opposite. Since the DW-ST sensor is a current-mode
technique, most of the dissipated energy is static/resistive loss. The reduction of switching
activity through Gray encoding has minimal impact on the static energy dissipation. In addition,
the extra energy dissipation in the encoder and decoder logic results in overall higher energy
dissipation for the DW-SHM bus using Gray encoding as shown in Figure 6.9. In comparison to
a capacitive ME bus, the dissipated energy per transmitted address in a

bit bus is still much

lower in a DW-ST sensor based bus. This is as expected since a single line using the DW-ST
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sensor design consumes much lower energy compared to the capacitive ME line (as discussed in
the previous section). However, as we move to an

bit bus, the energy difference between the

capacitive ME and the DW-ST sensor bus starts to reduce as shown in Figure 6.9. The overall
switching activity is much lower in the case of an

bit bus compared to a

bit bus. Thus, the

dynamic energy dissipation per address transmission reduces as we increase the number of lines
in a bus. However, the static energy dissipation does not reduce as much since it is rather
insensitive to the switching activity. As a result, the energy dissipation in a capacitive ME bus
starts to catch up with the energy dissipation in a DW-ST sensor bus as the bus size increases.
Continuing with this trend, as we move to a

bit bus, the energy dissipation in a Gray encoded

capacitive ME bus becomes lower than the DW-ST sensor bus as shown in Figure 6.9. This is a
consequence of the reduction of overall switching activity in a capacitive ME bus, which is a
voltage-mode technique. Hence, the voltage-mode nature of the capacitive ME based design
makes it more applicable for an instruction memory address bus in comparison to the currentmode DW-ST sensor based design. It needs to be mentioned here that, Gray encoding will
reduce the energy dissipation in any voltage-mode design such as the full swing CMOS bus or
low swing capacitive CMOS bus. However, since the energy consumption for a single line using
full or low swing CMOS design is much higher than the DW-ST sensor design, the overall
energy dissipation remains lower for the DW-ST sensor design even for a
we have considered a test case where

bit bus. Moreover,

consecutive address bits are transmitted through the

bus which makes Gray encoding more impactful. For cases where random addresses are
transmitted, such as a data bus, the use of Gray encoding will have minimal impact even for a
voltage-mode design [75, 78]. Hence, the use of DW-ST sensor based design will still be
favorable for a data bus application. However, for a large enough address bus application, the use
of capacitive ME design will be favorable.

6.7

Summary

To summarize, the use of capacitive ME write port in an ME-MTJ device can enable voltagemode global interconnection through a capacitively driven wire. This technique suppresses the
static dissipation along the wire and avoids the use of any additional power supply. The static
wire dissipation and additional supply requirement were the limitations for the DW-ST sensor
based interconnects discussed in the previous chapters. By using the capacitive ME technique,
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we can overcome these limitations. However, the voltage and time required for the ME effect
induced switching makes the capacitive ME design slower and it consumes more energy for a
single line in comparison to a DW-ST sensor based design. Note that, the performance of
capacitive ME interconnect is limited by the speed and voltage requirement of the ME effect
induced switching. ME switching process is still an active area of research and an experimental
demonstration of global magnetization reversal by ME effect is yet to be available. As a result,
our simulation framework is essentially a predictive model for the ME switching behavior. It has
been anticipated in the literature [73] that ME effect induced magnetization reversal is likely to
occur within

and with voltages as low as

. If such limits are indeed reached, then

the proposed interconnect will be able to operate much faster due to the faster ME induced
switching. Moreover, it will have lower energy consumption due to the further reduction of the
voltage along the line to induce ME switching at the receiver.
In the next chapter, we change our direction and consider an interconnect technique that is not
limited by the RC loss physics to begin with. The technique we consider is optical interconnect,
where light signal is used instead of electrical signals for interconnection. Our goal is to integrate
spintronic sensors with optical interconnects for possible improvement in performance. The
details are presented next.
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7. ST SENSOR BASED OPTICAL RECEIVER WITH HELICITY
INDEPENDENT SWITCHING OF MAGNETIZATION

7.1

Why Optical Interconnect?

The performance of Cu-wire based global interconnects are limited by the inherent resistive
loss physics that causes propagation loss and signal distortion in the electrical line [7]. Although
there is ongoing research to improve the performance of Cu-wire based global interconnects, it is
essential to investigate alternate signaling schemes that replaces Cu-wires for long interconnects
altogether. Optical interconnect is the most promising among these alternate signaling techniques
[7]. In optical interconnect method, Cu-wires are replaced with waveguides and electrons are
replaced with photons. As a result, the signaling performance is not restricted by the inherent
resistive loss physics as in the case of Cu-wires. The distortion of optical signals in waveguides
can be very low, hence very long distance interconnection is possible using optics. Moreover,
optical interconnect can highly improve the density of interconnects due to techniques such as
wavelength-division multiplexing [6]. Optical signals are also much more immune to noise and
interferences. We will first discuss the basics of an optical interconnect architecture and find out
key areas for improvement. Then we will show how ST sensors can improve the performance of
optical interconnect architecture.

7.2

Optical Interconnect Architecture Basics

The key components in an optical interconnect scheme are a transmitter, a waveguide or
optical fiber and a receiver as shown in Figure 7.1 (reproduced from [8]). The transmitter
converts electrical signal to optical signal. In Figure 7.1, the transmitter uses a quantum-well
modulator (MQW) to convert CMOS gate output signal into optical signal [8]. The optical signal
is supplied by an off-chip laser source and the laser light is modulated by CMOS signal through
the modulator. The generated optical signal is transmitted through an optical medium. At the
receiving end, the optical signal is input to a photodiode that generates an electrical output signal
in accordance to the input optical signal. Generally, the output signal generated from the
photodiode is very low for digital circuits, hence a trans-impedance amplifier is used to amplify
the signal to useful level. Often post amplifiers are required to reach standard digital level [8].
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Figure 7.1: Schematic of an optical interconnect architecture as reproduced from [8].

In an optical interconnect architecture, the length of the interconnection is not the bottleneck
since light signal can travel long distances with minimal attenuation. The conversion between
electrical and optical signal is the bottleneck [6]. As a result, the use of optical interconnect is
only feasible for very long interconnections where the conversion loss can be overcome. Though
both the transmitter and receiver are obstacles for the design, the receiver is the major bottleneck
since it requires direct bandgap semiconductor based photodetectors and power hungry analog
amplifiers. The slow response time, necessity of engineering and integrating suitable directbandgap materials with the CMOS process, and the challenge of maintaining high quantum
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efficiency and low thermal noise in the photodetectors have severely limited on-chip optical
communication [81]. Here, we will present an alternate receiver scheme for using optical signals
directly with standard CMOS circuits by directly switching an MTJ using ultrashort laser pulses.
Data is transmitted using femtosecond laser pulses which induce magnetization reversal in an
MTJ in the receiver through laser heating. The MTJ state is then sensed using simple digital
CMOS components. The proposed scheme does not require photo-diodes and subsequent
amplifiers, thus offering almost
target speed of

improvement from the current technology value for the

for a single link.

Figure 7.2: Switching mechanism for laser induced magnetization reversal.

7.3

Laser Heat Induced Magnetization Reversal

It has been experimentally shown that, ultrafast heating using a femtosecond laser pulse can
lead to deterministic magnetization reversal in Rare Earth (RE)-Transition Metal (TM)
ferrimagnetic materials [82, 83, 84]. The rapid transfer of thermal energy from the laser to the
spin system leads to magnetization reversal within picoseconds and this mechanism is
independent of the helicity of light for single-shot measurements [82]. The material system under
consideration is Gd25Fe65.4Co9.6 in which the two sub-lattices, FeCo and Gd are antiferromagnetically coupled in the ground state and point in anti-parallel direction (Figure 7.2).
When the GdFeCo lattice is excited by an ultrashort laser pulse, the electronic temperature
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increases sharply and creates a thermal bath for spins with temperature well above the Curie
point. This causes a rapid energy transfer into the spin system which leads to the
demagnetization of the sub-lattices but at vastly different rates due to their differing magnetic
moments. There is no net transfer of spin between the sub-lattices at equilibrium; but the spin
wave modes are excited out of equilibrium by the laser induced heating and there is transfer of
angular momentum between the sub-lattices [85]. The excitation of spin waves in the
antiferromagnet corresponds to a canting of the sub-lattices so that they are no longer antiparallel and lead to a transient ferromagnetic-like state [83]. After the initial heating, the
electronic temperature quickly starts to come down towards equilibrium and as a result, the FeFe correlation starts to grow. As the Fe percentage is considerably higher than Gd percentage in
the system, the Fe-Fe correlation can overcome the Fe-Gd exchange correlation and the
magnetization of Fe settles in the reverse state [86]. After that, magnetization of Gd reverses in
the exchange field of the Fe, as visualized in Figure 7.2. The non-equivalence of the sublattices
in GdFeCo and the different demagnetization times of the magnetic species are essential for the
process described here [82].

7.4

Atomistic Model Used for Laser Heat Induced Magnetization Reversal

To model the ultrafast magnetization reversal process, we utilize the atomistic spin dynamics
model presented in [87]. This model treats the FeCo and Gd magnetic moments as localized to
atomic sites as shown in Figure 7.3 (reproduced from [87]). The energy of any spin i in the
system can be represented by the following equation:

∑

Where,

is the exchange constant between spins i and j in the system,

(7.1)

is the normalized spin

vector for spin i and N is the number of nearest neighbors. The exchange constants are
determined through fitting to experimental observations [87]. After the action of a laser pulse,
electronic temperature variation is calculated using the two-temperature model [88] and the spin
system is coupled with the electronic system. The time-resolved dynamics of the system are
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calculated by the numerical solution of the Landau-Lifshitz-Gilbert equation with Langevin
dynamics, as follows [82]:

[

Where,

is the thermal bath coupling parameter,

magnetic moment of site i.

]

is the gyromagnetic ratio and

(7.2)

is the

is the effective magnetic field which is given by:

(7.3)

Here,

is a stochastic term that describes the coupling of the spin system to the external

thermal system. Thermal fluctuations are included as a white noise term which is uncorrelated in
both time and space. The electronic thermal bath is coupled with both the electrons and phonons
and thermal energy is removed from the electrons by the phonons on picoseconds scale. As a
result, the electronic system quickly equilibrates with the surrounding external bath at room
temperature. Full details of the model of GdFeCo can be found in [82, 89].

Figure 7.3: Schematic of atomistic spin model used for simulation as reproduced from [87].
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Figure 7.4: Response of Gd25Fe65.4Co9.6 layer to a random sequence of ultrashort laser pulses.

7.5

Circuit Analysis

We analyze a

Gd25Fe65.4Co9.6 layer. The Gd percentage is chosen such that,

for the chosen fluence, the magnetization state will switch each time if it is excited by a laser
pulse. This process is independent of the laser helicity. Experimentally, this threshold fluence is
[85]. The response of this GdFeCo layer to a random sequence of laser pulses is
shown in Figure 7.4. The sub-lattices switch their magnetization after every
energy density of

pulse with

and as a result the net magnetization switches too. The MTJ

assumed in our design consists of a GdFeCo free layer and TbFeCo pinned layer with MgO as a
tunneling barrier [90]. This structure provides sharp magnetization reversal with a TMR of 64%.
The structure is shown in Figure 7.5. In order to characterize the device to circuit operation, we
again use the mixed mode simulation framework (electron transport, magnetization dynamics
from the device to the circuit level) proposed in [17]. The overall simulation framework is shown
in Figure 7.6.
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Figure 7.5: MTJ structure used in the design which has a TMR of 64%.

Figure 7.6: Overview of the used device-to-circuit level simulation framework.
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In our design, the MTJ is switched with the laser heat without the need for an external
magnetic field. The optical modulator is designed such that, at each rising edge of the clock pulse,
a

pulse of linearly polarized laser is transmitted to excite the GdFeCo free layer if the data

input is high. The laser fluence is kept above the switching value so that every time it strikes the
free layer, the RE and TM sub-lattices switch their magnetization state and as a result the net
magnetization switches as well. The state of the MTJ is sensed by using the voltage divider
circuit shown in Figure 7.7. Full voltage swing is recovered using the CMOS inverters following
the MTJ output voltage. In the receiver, standard digital flip-flops are used to check if the MTJ
state has changed between two consecutive clock pulses. A change in the MTJ state results in a
high signal on the output of the last flip-flop for that clock period. The overall circuit diagram is
shown in Figure 7.7. A simplified schematic of the laser focusing scheme using optical fiber link
for this off-chip interconnect architecture is shown in Figure 7.8. To verify the circuit
functionality, we have simulated the effect of optically transmitting a single bit data stream. The
results shown in Figure 7.9 demonstrate that the receiver successfully recovers the transmitted
signal.

Figure 7.7: Detection circuit for optical interconnect using laser heat induced magnetization
reversal.
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Figure 7.8: Schematic view of focusing of the laser beam on the detecting MTJ.

Figure 7.9: Operation of the detection circuit for a random input sequence.
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7.6

Discussion

A significant portion of the energy dissipation in optical interconnects occurs in the
photodetectors and subsequent amplifiers at the receiving side. In our proposed design, opticalto-electrical conversion is achieved by directly switching the MTJ using the laser heat. As a
result, there is no need to use photodetectors and amplifiers at the receiver. This offers
tremendous improvement in performance and energy consumption as generating sufficient
numbers of carriers in the photodetectors is very challenging. Total power dissipation in an
optical interconnect scheme occurs as a summation in the optical modulator, optical channel, and
the detector, where the consumption in the channel is negligible [6]. The energy consumption
calculated for our scheme is
modulator (

which includes the dissipation in both the standard

t) and the CMOS detection circuitry (

from HSPICE analysis).

To make the computations numerically feasible, the size of the analyzed MTJ is taken to be
relatively smaller than the actual size for physical implementation. The size of the MTJ can be
increased to facilitate the focusing of the laser on nano-scale and there have been significant
advancements in this field [91]. Increasing the MTJ size will have a negligible effect on the
power consumption as the writing power is essentially coming from the laser and the reading
power is mainly consumed in the CMOS components. So, increasing the size of the MTJ, even
only the free layer of the MTJ to make the focusing of the laser feasible will have a relatively
insensitive effect on the overall power consumption.

7.7

Summary

To summarize, for a single link, the proposed optical interconnect with laser heat induced
magnetization reversal can transmit data at
energy. For the target speed, there is almost
value of

while consuming only
improvement from the current technology

and there have been continued efforts to achieve sub

[92]. Although,

primarily designed to be used off-chip, this technique has the potential to be extended for on-chip
as well. Note that, the optical receiver operation discussed here does not depend on the helicity
of the transmitted laser pulses. There can be potential performance benefits if an optical receiver
is designed by using helicity dependent magnetization reversal. We introduce such a design in
the next chapter.
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8. ST SENSOR BASED OPTICAL RECEIVER WITH HELICITY
DEPENDENT SWITCHING OF MAGNETIZATION

8.1

Why Helicity Dependent Switching?

As discussed in the previous chapter, laser heat induced helicity independent magnetization
reversal can avoid the use of any photodetectors at the receiving end of optical interconnect. The
limitation of the technique, however, is the necessity of memory elements to keep track of the
previous magnetization state. This is a consequence of input data and output magnetization state
not having a one-to-one correspondence with the use of laser helicity independent magnetization
switching. A high input data always causes the magnet to switch due to the laser induced heating,
which makes it necessary to memorize the previous state and use additional logic circuitry to
produce the corresponding output signal. In addition, the laser heat induced switching is only
applicable for ferrimagnetic materials with multiple magnetic domains. The development of
ferrimagnet based MTJs is still in the primary stages, which creates an additional overhead for
the technique. These limitations can be overcome by using helicity dependent switching (HDS)
of magnetization in a thin Co/Pt Ferromagnet layer. This switching process has recently been
demonstrated experimentally in [93, 94]. Laser pulses with right-hand circular polarization
(RHCP) was shown to reverse magnetization from „down‟ to „up‟ state only and vice-versa. With
the use of HDS, it becomes possible to have a one-to-one correspondence between input data and
output magnetization state. This can be achieved by transmitting laser pulses with opposite
circular polarization (either right-hand or left-hand) for digital „0‟ or „1‟ input data. With the
added one-to-one correspondence between digital input data and output magnetization state, not
only can we avoid the use of photodetectors and trans-impedance amplifiers, we can also avoid
the use of extra memory circuitry for detection.

8.2

Modeling of HDS in Ferromagnets Using Landau-Lifshitz-Bloch (LLB) Formalism

We will first present the modeling of HDS in ferromagnets using the Landau-Lifshitz-Bloch
(LLB) formalism [95, 96, 97]. The LLB equation describes the time evolution of a magnetic
macrospin. The equation allows for longitudinal relaxation (as well as transverse precessional
and relaxation behavior) of the magnetization, and was derived by Garanin [98] within a mean
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field approximation from the classical Fokker-Planck equation for atomic spins interacting with a
heat bath. In this sense, the equation attempts to describe, in a spatially averaged way, the motion
of an ensemble of magnetic moments. Models based on the resulting expressions have been
shown to be consistent with atomistic spin dynamics simulation [99], as well as comparisons
with experimental observations, for example, in laser induced demagnetization [100]. The
equation is similar to the Landau-Lifshitz-Gilbert (LLG) equation [69], with precessional and
relaxation terms, but with an extra term that deals with changes in the length of the
magnetization:
⃗⃗

( ⃗⃗

⃗

( ⃗⃗ ⃗

)

where ⃗⃗ is the spin polarization, ⃗⃗ ⁄

) ⃗⃗

( ⃗⃗

⃗

))

(8.1)

. The spin polarization tends towards equilibrium, ⃗⃗⃗⃗⃗ ,

which is a temperature dependent quantity.
transverse damping parameters.

( ⃗⃗

and

are dimensionless longitudinal and

is the gyromagnetic ratio taken to be the free electron value.

The LLB equation is valid for finite temperatures and even above Curie temperature (
the damping parameters and effective fields are different below and above

) though

. For the transverse

damping parameter:

(

)
(8.2)

{
and for the longitudinal:

(8.3)

For a single particle, the effective field ⃗

⃗

⃗

⃗

̃

(

is given by [98]:

) ⃗⃗

⃗

⃗

(8.4)
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Table 8.1: Physical parameters used in the LLB model for Co/Pt
Quantity

Value Used
0.025

System size
Number of macrospins
Macrospin size

where ⃗ represents an external magnetic field, ⃗⃗⃗⃗ is the uniaxial easy axis anisotropy field and
⃗⃗⃗⃗ is the exchange field. ̃ is the parallel susceptibility which is defined by ̃
The final term, ⃗

⁄

.

is the demagnetizing field.

In the above equations,

is a microscopic parameter which characterizes the coupling of the

individual, atomistic spins with the heat bath. We choose the value of

to be

, however,

the demagnetization process is strongly dependent on this parameter. Table 8.1 shows a
summary of the parameters that are used in our model.
To account for the laser heating in this model, we utilize the semi-classical two-temperature
model [88, 101, 102] of laser heating. This model defines a temperature associated with the
electron and phonon heat baths through the simplified equations:

(

(

(8.5)

)

)

(

)⁄

(8.6)
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where

and

are the electron and lattice specific heats and temperatures, respectively, and

the electron-lattice coupling constant.

is the equilibrium temperature set to

the cooling time, which we assume to be

and

is
is

. The time-and-spatially dependent laser power

is assumed to be Gaussian in both time and space:

e

where

( (

is the pump delay,

the pump centers in
the spatial widths in

and
and

) )

e

(

)e

(

)

is the pump width which we choose to be
directions, respectively, which are both set to
directions, respectively, which are set to

(8.7)

.

and

are

.

and

are

. This is a typical

width of a femtosecond laser experiment, which essentially provides uniform heating to our
element.
As well as implementing the spatial dependence of the pump fluence, we have also added a
spatial dependence of the field intensity arising from the inverse Faraday effect in a
phenomenological way (IFE, which signifies the generation of a magnetic field according to light
polarization [103]). The width of the IFE field temporally was chosen to be
amplitude from IFE was chosen to be

. The field

, the sign of which was altered in accordance with laser

helicity. Considering the relatively short duration of the laser pulse, a temporal width of

is

rather long given that the optical coherence time in metals should be comparable to the pulse
duration. However, similar demagnetization times and degree of demagnetization/switching was
observed experimentally in [93, 94]. Furthermore, the amplitude of the field is somewhat
difficult to quantify. In the theory of the IFE, the effect of the light is to induce a magnetization.
Here, we assume that a phenomenological field gives rise to this change in magnetization,
though this approximation has been used to good effect in previous works [104] and remains an
interesting and open question [105]. In refs. [93, 94], helicity dependent switching in
ferromagnet occurred through the action of multiple laser pulses to allow sufficient time for
transfer of angular momentum from the laser to the magnet. In our model, we allow

time

interval between successive laser pulses such that heating due to laser pulses do not randomize
the magnetization. The values of IFE field width and duration as well as the successive pulse
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separation interval were chosen to roughly approximate the number of laser pulses required to
induce switching in [93, 94]. The size of our elements are much smaller than those in the
experiments of [93, 94]. Hence, our switching is completed (to saturation) faster than in
experiments, as the effects from the demagnetizing field is much smaller. As our focus here is
not to understand the origins of all-optical switching but pose a potential application of the
phenomena, a complete one-to-one agreement of the theory and experiment is not necessary.

Figure 8.1: Temporal response of a thin Co/Pt layer magnetization in response to successive
LHCP (
) laser pulses.

In Figure 8.1, we show the temporal variation of Co/Pt layer magnetization in response to lefthand circularly polarized (LHCP or
pointing in the „up‟ direction (
magnetization is

) laser pulses. The initial magnetization was taken to be

⁄

and the reversal takes

reversal is limited (

⁄

saturates to

). The number of pulses required to reverse the
as shown in Figure 8.1. Note that the degree of
in Figure 8.1) because of the fact that the

equilibrium (operating) temperature is kept fixed at room temperature. The temporal
magnetization response to multiple helicity laser pulses is shown in Figure 8.2. Starting again
from an initially „up‟ magnetized state, the magnetization reverses in

in response to
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pulses. We continue to apply
further application of
is reversed to

pulses upto

. However, once the magnetization saturates,

pulses do not change the magnetization. After

. The application of

, the laser helicity

pulses again reverses the magnetization towards „up‟

state as shown in Figure 8.2. This demonstrates the possibility of repeated operation by altering
the laser helicity, which is necessary for the interconnect application.

Figure 8.2: Temporal response of a thin Co/Pt layer magnetization in response to both LHCP
(
) and RHCP (
) laser pulses.

8.3

Incorporating HDS with an MTJ for Circuit Analysis

In order to use HDS for circuit application, a thin Co/Pt layer is used as the free layer of an
MTJ as shown in Figure 8.3. The resistance of this MTJ is tuned by the laser helicity-induced
magnetization control of the Co/Pt layer. With the direction of the MTJ pinned layer shown in
Figure 8.3, the MTJ resistance is high (
state and MTJ resistance is low (

) when the Co/Pt magnetization is close to the „down‟

) when the Co/Pt magnetization is close to the „up‟ state. The

resistance of the MTJ stack is modeled by non-equilibrium Green's Function (NEGF) formalism
and abstracted into a behavioral MTJ resistance model (as in the previous chapters). A detailed
description of this method can again be found in [17]. The laser induced magnetization data is
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incorporated with this behavioral MTJ resistance model to evaluate the laser helicity induced
MTJ resistance change. The resistance of the MTJ is then subsequently integrated with IBM
CMOS technology to evaluate the circuit operations.

Figure 8.3: Co/Pt as the free layer of an MTJ, the resistance of which can be tuned by using
circularly polarized laser pulses.

8.4

Optical Receiver Operation Using HDS

The schematic of the optical interconnect circuit using HDS at the receiver is shown in Figure
8.4. As mentioned previously, the Co/Pt ferromagnet layer is used as the free layer of an MTJ at
the receiver. The magnetization state of this Co/Pt layer is modified by using circularly polarized
laser pulses. The change of the MTJ resistance is sensed by using the reference MTJ as shown in
Figure 8.4, which creates a resistance divider network. A read current is passed through the two
MTJ resistances (connected in series) by using the terminal

. The read current sets the

voltage at node „M‟ in Figure 8.4 in accordance to the resistance of the bottom MTJ. This
resistive divider MTJ network drives a clocked CMOS inverter as shown in Figure 8.4 to
produce the appropriate digital output signal. A digital input data controls the laser polarization
through the use of a binary circular polarization modulator [106] at the input side. The optical
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modulator controls the helicity of the laser input from an off-chip laser source and transmits the
resultant circularly polarized laser pulses through an optical medium. We assume
transmitted for digital data input „0‟ and

pulses are

pulses for input „1‟.

Figure 8.4: Schematic of the optical interconnect scheme with HDS based receiver

We show a sample operation in Figure 8.5. Here, continuous operation is shown for
cycles with a random data input of „

‟. We used

clock

as the clock period to allow

sufficient time for helicity induced magnetization reversal. We assume that the magnetization
state of the Co/Pt free layer is initially pointing in the „up‟ direction (

⁄

). In the first

clock cycle, the input data is „0‟, which results in the transmission of

pulses from the

modulator. Since the free layer magnetization is initially in the „up‟ direction, the

pulses

reverse the magnetization towards „down‟ state. This is shown by the free layer magnetization
(

⁄

) in Figure 8.5. At the end of the first cycle, the magnetization is read by activating the

read voltage pulse and the output voltage goes to „0‟ following the clocked inverter (Figure 8.5).
In the next cycle, the input data is again „0‟, which does not change the output magnetization. In
the third cycle, the data input goes to „1‟ which results in

laser pulse transmission. This

results in the reversal of the magnetization towards „up‟ state as shown in Figure 8.5. At the end
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of this cycle, the data output goes to „1‟ in response to this magnetization reversal. The operation
progresses in similar manner over the next cycles and data output follows the data input with one
cycle latency (Figure 8.5). Next, we evaluate the performance of this optical receiver.

Figure 8.5: Continuous operation of the interconnect circuit with a random input sequence

8.5

Performance Evaluation

The key feature of the proposed method is that the operation is simple which leads to an
energy efficient performance. Using SPICE simulation, we have evaluated the dissipated energy
at the receiver to be

. This is

lower than the required energy dissipation in the

receiver using laser heat induced reversal. The energy consumption is also

lower than the

advanced Ge photodiode based receivers shown in [107] and [108], which were reported to be
the lowest among photodiode based receivers. The key limitation of this technique, however, is
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the operating speed. This is because, magnetization reversal in ferromagnets through HDS is
dictated by the cumulative action from multiple laser pulses. This is the major contrast in
comparison with single-shot laser heat induced switching, where a single pulse can induce
switching through ultrafast heating. Hence, laser heat induced magnetization reversal in
ferrimagnets is significantly faster than HDS in ferromagnets (

faster). However, optical

receivers using laser heat induced magnetization reversal require the use of extra memory
elements since there is no one-to-one correspondence between the laser pulse and magnetization
state, which leads to the higher energy consumption. Moreover, as mentioned previously, laser
heat induced magnetization reversal process applies primarily to ferrimagnets. Hence, the
receiver in the previous chapter requires the integration of ferrimagnet based MTJs, which
creates additional design challenges. HDS based design only requires ferromagnetic MTJs,
which is more desirable from a technology integration point of view. In spite of the slower
operating speed, the HDS based optical receiver can be highly beneficial in situations where data
needs to be transmitted over a very long distance at the lowest possible energy overhead with
relaxed latency.

8.6

Conclusion

To conclude, helicity dependent switching of ferromagnets can be an energy efficient process
for optical-to-electrical signal conversion in optical interconnects. We developed a physics based
model for HDS in ferromagnets and applied the model to develop a device to circuit level
simulation framework. We also compared the simulation results with helicity independent
magnetization reversal based optical receiver. Our results highlight the different trade-offs that
exist between the choice of either helicity dependent or independent magnetization switching to
design next generation optical receivers.
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9. CONCLUSION AND FUTURE WORK

9.1

Summary

The aim of this dissertation was to explore fast and low power global interconnect techniques
with the use of spintronic devices. To that effect, we first highlighted what are the key limitations
in the existing low swing CMOS global interconnect designs. As we discussed, the major
challenge in improving the low swing global interconnect design is to find an efficient signal
conversion process at the receiving end for standard digital operation. With the recognition of
this performance bottleneck, our first objective was to design more efficient signal converters
(either low-to-high voltage or current-to-voltage) using spintronic devices. As we demonstrated
through our simulations (benchmarked with experimental data), a magnetic strip adjacent to a
spin-Hall metal can function as a highly efficient signal converter. This device configuration
(spin-torque (ST) Sensor) can convert a low input current or voltage signal to full-swing binary
digital signal without requiring level-shifters or trans-impedance amplifiers. Hence, we used ST
sensors to design energy efficient receiver circuits for global interconnects. We first compared
the performance of ST sensors using different types of magnetic elements (in-plane and domainwall). The use of domain-wall (DW) magnet based ST-sensor resulted in the best performance in
terms of power and speed. First, we showed how the use of DW-ST sensor based receiver can
significantly reduce the energy consumption for global interconnects. We then demonstrated that
by using multibit signaling and voltage controlled magnetic anisotropy, the performance can be
further enhanced. Our next goal was to improve the speed of operation and make it comparable
to existing full-swing CMOS interconnect design. To that extent, we discussed different types of
buffering techniques for our design. First, we used ST sensor based buffers to improve the speed
but found that the operating speed is still much slower than the full-swing CMOS design.
Therefore, we used differential amplifiers in addition to ST sensors in a hybrid ST design to
further improve the speed and make it comparable to full-swing CMOS design.
In order to evaluate the performance of our design, we first simulated interconnect designs
using existing full-swing and low-swing CMOS techniques. Next, we compared the delay and
energy consumption of our designs to these target designs to find out the improvements. The
simulation results showed significant energy efficiency using ST-sensor based designs over
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existing techniques in addition to operation at state-of-the-art target speeds. Moreover, we
performed detailed noise analysis to determine the impact of variations on our design. Our
simulations results show that the hybrid ST interconnect design is highly robust against noise and
variation in addition to its energy efficiency.
Next, we explored other magnetic elements in order to come up with an even better
interconnect architecture. To that extent, we first proposed skyrmion based ST sensor as global
interconnect receiver. Since skyrmions are reported to be more topologically stable than DWs,
the use of skyrmion leads to a more reliable sensing device. Moreover, the required current
density to displace skyrmions is lower than DWs, which led to higher energy efficiency.
However, the skyrmion movement speed is much is much slower than the DW movement
velocity, hence the use of skyrmion resulted in a slower sensing operation. Next, we explored
magnetoelectric (ME) effect based sensor which can enable a voltage-mode interconnection in
contrast to the current-mode interconnection by using skyrmion or DW based ST sensors. This
was possible due to the presence of a capacitive write port in ME effect induced switching.
Voltage-mode interconnection by using ME effect based receiver suppresses the static energy
loss along the line which exist for DW and skyrmion based ST sensors. In addition, we
integrated capacitively driven wire with ME effect based receiver that can facilitate low swing
interconnection without the necessity of an additional power supply. The switching time using
ME effect, however, is currently much slower than DW movement speed, which slows down the
ME receiver based interconnect. Theoretically, the ME switching speed can be much faster.
However, due to the lack of any experimental evidence, we limited our analysis to the slower
switching time. In addition, the required voltage in the line is higher with the use of ME effect
based receiver, which makes it less energy efficient than the DW based receiver for a single line.
We then extended our analysis to an address bus and investigated the impact of coupling
capacitance between closely spaced lines. Since the ME effect based interconnect functions as a
voltage-mode interconnection, we found that it is possible to greatly reduce the energy
dissipation in ME effect based address bus through the use of standard Gray encoding scheme.
However, the impact of Gray encoding on DW sensor based address bus was opposite because of
the current-mode signaling in DW based design. Rather than decreasing the capacitive energy
dissipation, it added additional energy due to the Gray encoding logic. Our analysis emphasizes
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that there can be different applications where the use of a specific magnetic element will be
beneficial.
Our next objective was to improve the performance of optical interconnect. The performance
of optical interconnect is not limited by the RC loss physics and hence it has the potential for
higher energy efficiency. The key limiting factor for the use of optical interconnect is the interconversion to and from electrical-to-optical signals. In particular, the conversion from optical-toelectrical signal at the receiving end is highly challenging due the requirement of photodiodes
and analog amplifiers. We demonstrated efficient techniques to convert optical signal to
electrical signal by using laser induced magnetization reversal. The light signal is used directly to
change the magnetization state of an MTJ which significantly reduces the design complexity and
improves the energy consumption for optical interconnect receivers. The magnetization reversal
can either be helicity dependent or independent. We first investigated helicity independent laser
heat induced magnetization switching. This switching mechanism enables very fast operation for
the optical receiver. Moreover, it showed

improvement in energy consumption compared to

existing designs. The limitation, however, is not having one-to-one correspondence between
transmitted light signal and output magnetization state. As a result, we needed to use extra
memory elements at the receiver. We overcame this limitation by using laser helicity induced
magnetization reversal. The use of helicity dependent switching established one-to-one
correspondence between transmitted light signal and output magnetization state. This simplified
the receiver design and resulted in enhanced energy efficiency. However, this process greatly
reduced the interconnection speed. This is because, helicity dependent switching requires the
action of multiple pulses and hence takes more time compared to a single laser pulse heat
induced switching. Once again, our analysis highlighted different scenarios where the use of
either helicity dependent or independent magnetization switching will be beneficial.

9.2

Future Works

We have analyzed different spintronic devices which can potentially improve the performance
of global interconnect circuits. To further evaluate the efficacy of our spintronic sensor based
designs, the next step will be to analyze system level interconnect performance. To that extent, a
good study will be to simulate a microprocessor, with proposed interconnect structures. The local
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interconnects in the microprocessor will still be traditional full-swing CMOS interconnects.
Some of the global interconnects, depending on the length and the frequency of usage, can be
replaced by any of the spintronic designs presented in this dissertation. The interconnect latency
and energy numbers for such a microprocessor will give a clear indication whether spintronic
sensors can be viable candidates for future on-chip global communication.
Next extension of our research on optical interconnects will be to investigate different optical
modulator designs. We showed that the performance of optical receiver can be significantly
improved through the use of spintronic devices. If these techniques are combined with more
efficient optical modulation schemes, the overall performance will be much better. To be
commercially applicable, optical interconnects must offer orders of magnitude higher energy
efficiency compared to existing electrical interconnects. Hence, it requires considerable effort
from both the electrical and optical community to come up with efficient techniques to improve
the inter-conversion between electrical and optical signals.
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